

Product Specification

Bi-Color OLED Display

Part Number: FDS128x64(26.7x31.26)TFP

PREPARED BY	CHECKED BY	APPROVED BY

Focus Display Solutions, Inc.

Notes:

- 1. Please contact Focus Display Solutions, Inc. before assigning your product based on this module specification
- 2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by Focus Display Solutions, Inc. For any intellectual property claims or other problems that may result from application based on the module described herein

FOCUS LCDs.com



1 Overview

FDS128x64(26.7x32.76)TFP is an area color OLED display module with 128x64 dot matrix. The characteristics of this display module are high brightness, self-emission, high contrast ratio, slim/thin outline, wide viewing angle, wide temperature range, and low power consumption.

2 Features

Display Color: Yellow & Blue

Dot Matrix: 128×64

Driver IC: SSD1306Z


Interface: 8-bit 6800, 8-bit 8080, I 2C, 4-Wire SPI Wide range of operating temperature: -40°C to 70°C

3 Mechanical Data

NO.	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128(W)×64(H)	-
2	Dot Size	0.15(W)×0.15 (H)	mm2
3	Dot Pitch	0.17(W)×0.17 (H)	mm2
4	Aperture Rate	78	%
5	Active Area	21.74(W)×11.2 (H)	mm2
6	Panel Size	26.7(W)×19.26(H)×1.05(T)	mm3
7	Module Size	26.7(W)×31.26(H)×1.33(T)	mm3
8	Diagonal A/A Size	0.96	inch
9	Module Weight	1.32±10%	gram



4 Mechanical Drawing





5 Module Interface

PIN No	PIN Name	DESCRIPTION					
1	NC	No Connection					
2	C2P						
3	C2N	The PIN for charge pump capacitor; Connect to each other with a capacitor.					
4	C1P						
5	C1N	The PIN for charge pump capacitor; Connect to each other with a capacitor.					
		Power supply for charge pump regulator circuit.					
		Status VBAT VDD VCC					
6	VBAT	Enable Charge Pump Connect to external VBAT source Connect to external VCC source A capacitor should be connected between this Pin and VSS					
		Disable Charge Pump Keep float Connect to external VCC source VCC source					
7	NC	No Connection					
8	VSS	Ground					
9	VDD						
10	NC	Power supply Pin for core logic operation No Connection					
11	BS1	No Connection					
12	BS2	Table 5-1					
13	CS#	Chin Salaat, aatiya I OW					
14	RES#	Chip Select, active LOW This Pin is reset signal input. When the Pin is pulled LOW, initialization of the chip is					
17	KLSπ	executed. Keep this pin HIGH (i.e. connect to VDD) during normal operation.					
15	D/C#						
	D/C# This is Data/Command control pin. When it is pulled HIGH (i.e. connect to VDD), the data at D[7:0] is treated as data. When it pulled LOW, the data at D[7:0] will be transferred to the command register.						
		In IC mode, this pin acts as SA0 for slave address selection.					
		This is read/write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write					
		(R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e.					
16	R/W#	connect to VDD) and write mode when LOW.					
10	IX/ VV TI	When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write					
		operation is initiated when this pin is pulled LOW and the chip is selected.					
		When serial or IC interface is selected, this pin must be connected to VSS.					
		When interfacing to a6800-series microprocessor, this pin will be used as the Enable (E)					
		signal. Read/Write operation is initiated when this pin is pulled HIGH (i.e. connect to					
		VDD) and the chip is selected.					
17	E/RD#	When connecting to an 8080-series microprocessor, this pin receives the Read (RD#)					
		signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.					
		When serial or IC interface is selected, this pin must be connected to VSS.					
		These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus.					
		When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will					
18~25	D0-D7	be the serial data input: SDIN and D2 should be kept NC.					
		When IC mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin					
		in application and D0 is the serial clock input, SCL.					
L		<u>↓</u>					


PIN No	PIN Name	DESCRIPTION (CONTINUED)
26	IREF	Segment output current reference pin
27	VCOMH	Common signal deselected voltage level. Connected a capacitor to VSS.
28	VCC	Power supply for panel driving voltage
29~30	NC	No Connection

Table 5-1: MCU Bus Interface Pin Selection

Pin Name	IC	6800	8080	4-SPI
BS1	1	0	1	0
BS2	0	1	1	0


6 Function Block Diagram

6.1 Function Block Diagram





6.2 Panel Layout Diagram



7 Absolute Maximum Ratings

ITEM	SYMBOL	MIN	MAX	UNIT	REMARK
Logic supply voltage	VDD	-0.3	4	V	IC maximum rating
Charge Pump Regulator Supply Voltage	VBAT	-0.3	5.0	V	IC maximum rating
OLED Operating voltage	VCC	0	16	V	IC maximum rating
Operating Temp	Тор	-40	70	°C	-
Storage Temp	Tstg	-40	85	°C	-

Note (1): All of the voltages are on the basis of "VSS = 0V".

Note (2): Permanent breakage of module may occur if the module is used beyond the maximum rating.

The module can be normal operated under the conditions according to Section 8 "Electrical Characteristics". Malfunctioning of the module may occur and the reliability of the module may deteriorate if the module is used beyond the conditions



8 Electrical Characteristics

8.1 DC Electrical Characteristics

ITEM	SYMBOL	TEST CONDITION	MIN	TYPE	MAX	UNIT
Logic Supply Voltage	VDD	22±3°C, 55±15%R.H	1.65	3.0	3.3	V
OLED Driver Supply Voltage (Supply Externally)	VCC	22±3°C, 55±15%R.H	7	7.2	7.5	V
OLED Driver Supply Voltage (Generated by Internal DC/DC)	VCC	22±3°C, 55±15%R.H	7	7.2	7.5	V
Charge Pump Regulator Supply Voltage	VBAT	22±3°C, 55±15%R.H	3.3	3.7	4.2	V
High-level Input Voltage	VIH	-	0.8×VDD	-	-	V
Low-level Input Voltage	VIL	-	-	-	0.2×VDD	V
High-level Output Voltage	VOH	•	0.9×VDD	-	-	V
Low-level Output Voltage	VOL	-	-	-	0.1×VDD	V

Note: The VCC input must be kept in a stable value; ripple and noise are not allowed.

8.2 Electro-optical Characteristics

ITEM	SYMBOL	TEST CONDITION	MIN	TYPE	MAX	UNIT	
Normal Mode Brightness	Lbr	All pixels ON(1) (VCC generated by internal DC/DC)	50	70		cd/m	
ICC Sleep mode Current	ICC,SLEEP	VDD=1.65V~3.3V, VCC=7V~15V, Display OFF, No panel attached	-		20	uA	
IDD, Sleep mode Current	IDD,SLEEP	VDD=1.65V~3.3V, VCC=7V~15V, Display OFF, No panel attached			20	uA	
Normal Mode Power Consumption	Pt	All pixels ON(1)		88.8	107.3	mW	
C.I.E.(Blue)	(x)		0.12	0.16	0.20		
O.I.L.(Blac)	(y)	x,y(CIE1931)	0.23	0.27	0.31		
	(x)	x,y(OIL 1931)	0.47	0.51	0.55		
C.I.E.(Yellow)	(y)		0.44	0.48	0.52		
Dark Room Contrast	CR		≥2000:1				
Response Time				10		Us	
View Angle			≥160			Degree	



8.2 Note(1): Normal Mode test conditions are as follows:


Driving voltage: 7.2V(VCC Supplied Externally) or VBAT:3.7V(VCC Generated by Internal DC/DC).
 Contrast setting: 0XCF; Frame rate: 105Hz; Duty setting: 1/64

8.3 AC Electrical Characteristics

(1)6800-Series MPU Parallel Interface Timing Characteristics (VDD - VSS = 1.65V to 3.3V, TA = $25^{\circ}C$)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	0	1-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time		-	70	ns
t _{ACC}	Access Time	-		140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
t _R	Rise Time		1-	40	ns
t _F	Fall Time		-	40	ns

6800-series MCU parallel interface characteristics






(2)8080-Series MPU Parallel Interface Timing Characteristics (VDD - VSS = 1.65V to 3.3V, TA = 25° C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300			ns
tas	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-		ns
t _{DSW}	Write Data Setup Time	40	-		ns
tonw	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-		ns
toH	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time		-	140	ns
tpwlk	Read Low Time	120	-	-	ns
tpwkw	Write Low Time	60	-	-	ns
tpWHR	Read High Time	60	-		ns
tpwnw	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	40	ns
t _F	Fall Time		-	40	ns
tcs	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

8080-series parallel interface characteristics







(3)4-Wire Series Interface Timing Characteristics (VDD - VSS = 1.65V to 3.3V, TA = 25° C)

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Typ	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
tAS	Address Setup Time	15	-	-	ns
t _{AH}	Address Hold Time	15	-	-	ns
tcss	Chip Select Setup Time	20		-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	15			ns
tCLKL	Clock Low Time	20	-	-	ns
tclkh	Clock High Time	20	2	2	ns
tR	Rise Time	(*)	-	40	ns
t _F	Fall Time	1.5	-	40	ns

4-wire Serial interface characteristics







(4) I 2C Interface Timing Characteristics (VDD - VSS = 1.65V to 3.3V, TA = $25^{\circ}C$)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	- 1	us
t _{HSTART}	Start condition Hold Time	0.6		-	us
t _{HD}	Data Hold Time (for "SDA _{OUT} " pin)	0	- 10	20	ns
	Data Hold Time (for "SDA _{IN} " pin)	300	121	-	ns
t _{SD}	Data Setup Time	100			ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t _{SSTOP}	Stop condition Setup Time	0.6	1.72		us
t _R	Rise Time for data and clock pin	101	1.0	300	ns
t _F	Fall Time for data and clock pin	(4)	-	300	ns
t _{IDLE}	Idle Time before a new transmission can start	1.3			us

I 2C Interface Timing Characteristics

