## STK554U392A-E

## Thick-Film Hybrid IC

## Inverter Power H-IC for 3-phase Motor Drive

## ON Semiconductor ${ }^{\text {® }}$

http:/lonsemi.com

## Overview

This "Inverter Power H-IC" is highly integrated device containing all High Voltage (HV) control from HV-DC to 3-phase outputs in a single small SIP module. Output stage uses IGBT/FRD technology and implements Under Voltage Protection (UVP) and Over Current Protection (OCP) with a Fault Detection output flag. Internal Boost diodes are provided for high side gate boost drive.

## Function

- Single control power supply due to Internal bootstrap circuit for high side pre-driver circuit
- All control inputs and status outputs are at low voltage levels directly compatible with microcontrollers.
- A single power supply drive is enabled through the use of bootstrap circuits for upper power supplies
- Built-in dead-time for shoot-thru protection
- Having open emitter output for low side IGBTs; individual shunt resistor per phase for OCP
- Externally accessible embedded thermistor for substrate temperature measurement
- Shutdown function 'ITRIP' to disable all operations of the 6 phase output stage by external input


## Certification

- UL1557 (File number: E339285).


## Specifications

Absolute Maximum Ratings at $\mathrm{Tc}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Remarks | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VCC | $\mathrm{V}+$ to U-, V-, W-, surge<500V *1 | 450 | V |
| Collector-emitter voltage | VCE | $\mathrm{V}+$ to $\mathrm{U}, \mathrm{V}, \mathrm{W}$ or $\mathrm{U}, \mathrm{V}, \mathrm{W}$, to U -, V -, W- | 600 | V |
| Output current | Io | $\mathrm{V}+, \mathrm{U}-, \mathrm{V}-, \mathrm{W}-, \mathrm{U}, \mathrm{V}, \mathrm{W}$ terminal current | $\pm 15$ | A |
|  |  | V+, U-, V-, W-, U, V, W terminal current, $\mathrm{Tc}=100^{\circ} \mathrm{C}$ | $\pm 8$ | A |
| Output peak current | Iop | $\mathrm{V}+, \mathrm{U}-, \mathrm{V}-, \mathrm{W}-, \mathrm{U}, \mathrm{V}, \mathrm{W}$ terminal current, P.W. $=1 \mathrm{~ms}$ | $\pm 30$ | A |
| Pre-driver voltage | VD1,2,3,4 | VB1 to U, VB2 to V, VB3 to W, VDD to VSS *2 | 20 | V |
| Input signal voltage | VIN | HIN1, 2, 3, LIN1, 2, 3 | -0.3 to VDD | V |
| FLTEN terminal voltage | VFLTEN | FLTEN terminal | -0.3 to VDD | V |
| Maximum power dissipation | Pd | IGBT per 1 channel | 35 | W |
| Junction temperature | Tj | IGBT, FRD, Pre-Driver IC | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating case temperature | Tc | H-IC case | -40 to +100 | ${ }^{\circ} \mathrm{C}$ |
| Tightening torque |  | A screw part *3 | 0.9 | Nm |
| Withstand voltage | Vis | 50 Hz sine wave AC 1 minute *4 | 2000 | VRMS |

Reference voltage is "VSS" terminal voltage unless otherwise specified.
*1: Surge voltage developed by the switching operation due to the wiring inductance between + and $\mathrm{U}-(\mathrm{V}-, \mathrm{W}-)$ terminal.
*2: VD1=VB1 to U, VD2=VB2 to V, VD3=VB3 to W, VD4=VDD to VSS terminal voltage.
*3: Flatness of the heat-sink should be less than $-50 \mu \mathrm{~m}$ to $+100 \mu \mathrm{~m}$.
*4: Test conditions: AC2500V, 1 second

Electrical Characteristics at $\mathrm{Tc}=25^{\circ} \mathrm{C}, \mathrm{VD} 1, \mathrm{VD} 2, \mathrm{VD} 3, \mathrm{VD} 4=15 \mathrm{~V}$

| Parameter | Symbol | Conditions | Test circuit | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power output section |  |  |  |  |  |  |  |
| Collector-emitter cut-off current | ICE | $V C E=600 \mathrm{~V}$ | Fig. 1 | - | - | 100 | $\mu \mathrm{A}$ |
| Bootstrap diode reverse current | $\mathrm{IR}(\mathrm{BD})$ | $\mathrm{VR}(\mathrm{BD})=600 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| Collector to emitter saturation voltage | VCE(SAT) | $\mathrm{Ic}=15 \mathrm{~A}, \mathrm{Tj}=25^{\circ} \mathrm{C}$ | Fig. 2 | - | 1.7 | 2.4 | V |
|  |  | Ic $=8 \mathrm{~A}, \mathrm{Tj}=100^{\circ} \mathrm{C}$ |  | - | 1.4 | - |  |
| Diode forward voltage | VF | IF $=-15 \mathrm{~A}, \mathrm{Tj}=25^{\circ} \mathrm{C}$ | Fig. 3 | - | 1.9 | 2.6 | V |
|  |  | $\mathrm{IF}=-8 \mathrm{~A}, \mathrm{Tj}=100^{\circ} \mathrm{C}$ |  | - | 1.4 | - |  |
| Junction to case thermal resistance | $\theta \mathrm{j}-\mathrm{c}(\mathrm{T})$ | IGBT | - | - | - | 3.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta \mathrm{j}-\mathrm{c}(\mathrm{D})$ | FWD |  | - | - | 5 |  |
| Control (Pre-driver) section |  |  |  |  |  |  |  |
| Pre-driver power dissipation | ID | $V D 1,2,3=15 \mathrm{~V}$ | Fig. 4 | - | 0.08 | 0.4 | mA |
|  |  | $\mathrm{VD} 4=15 \mathrm{~V}$ |  | - | 1.6 | 4 |  |
| High level Input voltage | Vin H | HIN1,HIN2,HIN3, LIN1,LIN2,LIN3 to VSS | - | 2.5 | - | - | V |
| Low level Input voltage | Vin L |  | - | - | - | 0.8 | V |
| Logic 1 input leakage current | $\mathrm{I}_{1+}$ | $\mathrm{VIN}=+3.3 \mathrm{~V}$ | - | - | 100 | 143 | $\mu \mathrm{A}$ |
| Logic 0 input leakage current | $\mathrm{I}_{\mathrm{N} \text { - }}$ | VIN=0V | - | - | - | 2 | $\mu \mathrm{A}$ |
| FLTEN terminal sink current | IoSD | FAULT:ON / VFLTEN=0.1V | - | - | 2 | - | mA |
| FLTEN clearance delay time | FLTCLR | From time fault condition clear | - | 1.55 | 1.9 | 2.25 | ms |
| FLTEN Threshold | VEN+ | VEN rising | - | - | - | 2.5 | V |
|  | VEN- | VEN falling | - | 0.8 | - | - | V |
| ITRIP threshold voltage | VITRIP | ITRIP(16) to VSS(29) | - | 0.44 | 0.49 | 0.54 | V |
| ITRIP to shutdown propagation delay | $\mathrm{t}_{1 \text { IRIP }}$ |  | - | 340 | 550 | 800 | ns |
| ITRIP blanking time | $\mathrm{t}_{\text {TRIPBL }}$ |  | - | 250 | 350 | - | ns |
| $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{BS}}$ supply undervoltage protection reset | $\mathrm{V}_{\text {CCuV }+}$ <br> $\mathrm{V}_{\mathrm{BSUV}+}$ |  | - | 10.5 | 11.1 | 11.7 | V |
| $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{BS}}$ supply undervoltage protection set | Vccuv- <br> $V_{\text {BSUV- }}$ |  | - | 10.3 | 10.9 | 11.5 | V |
| $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{BS}}$ supply undervoltage hysteresis | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{CCUVH}} \\ \mathrm{~V}_{\mathrm{BSUVH}} \\ \hline \end{array}$ |  | - | 0.14 | 0.2 | - | V |
| Thermistor for substrate temperature Monitor | Rt | Resistance between TH(27) and VSS(29) | - | 42.3 | 47 | 51.7 | k $\Omega$ |

Reference voltage is "VSS" terminal voltage unless otherwise specified.

| Parameter | Symbol | Conditions | Test circuit | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Character |  |  |  |  |  |  |  |
| Switching time | t ON | $I o=15 A$ <br> Inductive load | Fig. 5 | - | 0.45 | - | $\mu \mathrm{s}$ |
|  | t OFF |  |  | - | 0.55 | - |  |
| Turn-on switching loss | Eon | $\left\{\begin{array}{l} \mathrm{lo}=15 \mathrm{~A}, \mathrm{~V}^{+}=300 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~L}=650 \mathrm{uH} \\ \mathrm{TC}=25^{\circ} \mathrm{C} \end{array}\right.$ | Fig. 5 | - | 410 | - | $\mu \mathrm{J}$ |
| Turn-off switching loss | Eoff |  |  | - | 390 | - | $\mu \mathrm{J}$ |
| Total switching loss | Etot |  |  | - | 800 | - | $\mu \mathrm{J}$ |
| Turn-on switching loss | Eon | $\begin{aligned} & \mathrm{lo}=8 \mathrm{~A}, \mathrm{~V}^{+}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~L}=650 \mathrm{uH} \\ & \mathrm{Tc}=100^{\circ} \mathrm{C} \end{aligned}$ | Fig. 5 | - | 270 | - | $\mu \mathrm{J}$ |
| Turn-off switching loss | Eoff |  |  | - | 280 | - | $\mu \mathrm{J}$ |
| Total switching loss | Etot |  |  | - | 550 | - | $\mu \mathrm{J}$ |
| Diode reverse recovery energy | Erec | $\begin{aligned} & \mathrm{I}_{0}=8 \mathrm{~A}, \mathrm{~V}^{+}=400 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \\ & \mathrm{~L}=650 \mathrm{uH}, \mathrm{Tc}=100^{\circ} \mathrm{C} \end{aligned}$ | - | - | 8.5 | - | $\mu \mathrm{J}$ |
| Diode reverse recovery time | Trr |  | - | - | 60 | - | ns |
| Reverse bias safe operating area | RBSOA | $\mathrm{Io}=30 \mathrm{~A}, \mathrm{VCE}=450 \mathrm{~V}$ | - | Full square- |  |  | - |
| Short circuit safe operating area | SCSOA | VCE $=400 \mathrm{~V}, \mathrm{Tc}=100^{\circ} \mathrm{C}$ | - | 4 | - | - | $\mu \mathrm{s}$ |
| Allowable offset voltage slew rate | dv/dt | Between U(V,W) to U-(V-,W-) | - | -50 | - | 50 | V/ns |

Reference voltage is "VSS" terminal voltage unless otherwise specified.

## Notes

1. The pre-drive power supply low voltage protection has approximately 200 mV of hysteresis and operates as follows.

Upper side: The gate is turned off and will return to regular operation when recovering to the normal voltage, but the latch will continue till the input signal will turn 'low'.
Lower side : The gate is turned off and will automatically reset when recovering to normal voltage. It does not depend on input signal voltage.
2. When assembling the $\mathrm{H}-\mathrm{IC}$ on the heat sink the tightening torque range is 0.6 Nm to 0.9 Nm .
3. The pre-drive low voltage protection protects the device when the pre-drive supply voltage falls due to an operating malfunction.
4. When use the over-current protection with external shunt resistor, please set the current protection level to be equal to or less than the rating of output peak current (lop)

## Module Pin-Out Description

| Pin | Name | Description |
| :---: | :---: | :---: |
| 1 | VB3 | High Side Floating Supply Voltage 3 |
| 2 | W, VS3 | Output 3 - High Side Floating Supply Offset Voltage |
| 3 | - | Without pin |
| 4 | - | Without pin |
| 5 | VB2 | High Side Floating Supply voltage 2 |
| 6 | V,VS2 | Output 2 - High Side Floating Supply Offset Voltage |
| 7 | - | Without pin |
| 8 | - | Without pin |
| 9 | VB1 | High Side Floating Supply voltage 1 |
| 10 | U,VS1 | Output 1 - High Side Floating Supply Offset Voltage |
| 11 | - | Without pin |
| 12 | - | Without pin |
| 13 | V+ | Positive Bus Input Voltage |
| 14 | - | Without pin |
| 15 | - | Without pin |
| 16 | ITRIP | Current protection pin |
| 17 | U- | Low Side Emitter Connection - Phase U |
| 18 | FLTEN | Enable input / Fault output |
| 19 | V- | Low Side Emitter Connection - Phase V |
| 20 | HIN1 | Logic Input High Side Gate Driver - Phase U |
| 21 | W- | Low Side Emitter Connection - Phase W |
| 22 | HIN2 | Logic Input High Side Gate Driver - Phase V |
| 23 | HIN3 | Logic Input High Side Gate Driver - Phase W |
| 24 | LIN1 | Logic Input Low Side Gate Driver - Phase U |
| 25 | LIN2 | Logic Input Low Side Gate Driver - Phase V |
| 26 | LIN3 | Logic Input Low Side Gate Driver - Phase W |
| 27 | TH | Thermistor output |
| 28 | VDD | +15V Main Supply |
| 29 | VSS | Negative Main Supply |

## Equivalent Block Diagram



## Test Circuit

(The tested phase : $U+$ shows the upper side of the $U$ phase and $U$ - shows the lower side of the $U$ phase.)

- ICE / IR(BD)

|  | $\mathrm{U}+$ | $\mathrm{V}+$ | $\mathrm{W}+$ | $\mathrm{U}-$ | $\mathrm{V}-$ | $\mathrm{W}-$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | 13 | 13 | 13 | 10 | 6 | 2 |
| N | 10 | 6 | 2 | 17 | 19 | 21 |


|  | $\mathrm{U}(\mathrm{BD})$ | $\mathrm{V}(\mathrm{BD})$ | $\mathrm{W}(\mathrm{BD})$ |
| :---: | :---: | :---: | :---: |
| M | 9 | 5 | 1 |
| N | 29 | 29 | 29 |



Fig. 1

■ VCE(SAT) (Test by pulse)

|  | $\mathrm{U}+$ | $\mathrm{V}+$ | $\mathrm{W}+$ | $\mathrm{U}-$ | $\mathrm{V}-$ | $\mathrm{W}-$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | 13 | 13 | 13 | 10 | 6 | 2 |
| N | 10 | 6 | 2 | 17 | 19 | 21 |
| m | 20 | 22 | 23 | 24 | 25 | 26 |

■ VF (Test by pulse)

|  | $\mathrm{U}+$ | $\mathrm{V}+$ | $\mathrm{W}+$ | $\mathrm{U}-$ | $\mathrm{V}-$ | $\mathrm{W}-$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | 13 | 13 | 13 | 10 | 6 | 2 |
| N | 10 | 6 | 2 | 17 | 19 | 21 |

Fig. 2


Fig. 3

- ID

|  | VD1 | VD2 | VD3 | VD4 |
| :---: | :---: | :---: | :---: | :---: |
| M | 9 | 5 | 1 | 28 |
| N | 10 | 6 | 2 | 29 |

Fig. 4

■ Switching time (The circuit is a representative example of the lower side U phase.)


Fig. 5

■ RB-SOA (The circuit is a representative example of the lower side $U$ phase.)


Fig. 6

Input / Output Timing Chart


Notes:

1. *1 shows the prevention of shoot-thru via control logic, however, more dead time must be added to account for switching delay externally.
2. *2 when VDD decreases all gate output signals will go low and cut off all 6 IGBT outputs. When VDD rises the operation will resume immediately.
3. *3 when the upper side voltage at VB1, VB2 and VB3 drops only the corresponding upper side output is turned off. The outputs return to normal operation immediately after the upper side gate voltage rises.
4. *4 when VITRIP exceeds threshold all IGBT's are turned off and normal operation resumes 2 ms (typ) after over current condition is removed.

## Logic level table



## Sample Application Circuit



Recommended Operating Condition at $\mathrm{Tc}=25^{\circ} \mathrm{C}$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VCC | V+ to U-(V-, W-) | 0 | 280 | 450 | V |
| Pre-driver supply voltage | VD1,2,3 | VB1 to U,VB2 to V,VB3 to W | 12.5 | 15 | 17.5 | V |
|  | VD4 | VDD to VSS *1 | 13.5 | 15 | 16.5 |  |
| ON-state input voltage | $\mathrm{VIN}(\mathrm{ON})$ | HIN1,HIN2,HIN3, LIN1,LIN2,LIN3 | 3.0 | - | 5.0 | V |
| OFF-state input voltage | VIN(OFF) |  | 0 | - | 0.3 |  |
| PWM frequency | fPWM |  | 1 | - | 20 | kHz |
| Dead time | DT | Turn-off to turn-on (external) | 0.5 | - | - | $\mu \mathrm{s}$ |
| Allowable input pulse width | PWIN | ON and OFF | 1 | - | - | $\mu \mathrm{s}$ |
| Tightening torque |  | 'M3' type screw | 0.6 | - | 0.9 | Nm |

*1 Pre-drive power supply (VD4=15 $\pm 1.5 \mathrm{~V}$ ) must have the capacity of $10=20 \mathrm{~mA}$ (DC), 0.5 A (Peak).

## Usage Precaution

1. This H-IC includes internal bootstrap diode and resistor. By adding a bootstrap capacitor "CB", a high side drive voltage is generated; each phase requires an individual bootstrap capacitor. The recommended value of $C B$ is in the range of 1 to $47 \mu \mathrm{~F}$, however, this value needs to be verified prior to production. If selecting the capacitance more than $47 \mu \mathrm{~F}( \pm 20 \%)$, connect a resistor (about 20 ) in series between each 3-phase upper side power supply terminals (VB1,2,3) and each bootstrap capacitor. When not using the bootstrap circuit, each upper side pre-drive power supply requires an external independent power supply.
2. It is essential that wirning length between terminals in the snubber circuit be kept as short as possible to reduce the effect of surge voltages. Recommended value of "CS" is in the range of 0.1 to $10 \mu \mathrm{~F}$.
3. The "FLTEN" terminal (Pin 18) is I/O terminal; Fault output / Enable input. It is used to indicate an internal fault condition of the module and also can be used to disable the module operation.
4. Inside the H-IC, a thermistor used as the temperature monitor for internal subatrate is connected between VSS terminal and TH terminal, therefore, an external pull up resistor connected between the TH terminal and an external power supply should be used. The temperature monitor example application is as follows, please refer the Fig.10, and Fig. 11 below.
5. The pull-down resistor (:33k $\Omega($ typ $)$ ) is connected with the inside of the signal input terminal, but please connect the pull-down resistor(about 2.2 to $3.3 \mathrm{k} \Omega$ ) outside to decrease the influence of the noise by wiring etc.
6. As protection of H-IC to the unusual current by a short circuit etc,, it recommends installing shunt resistors and an over-current protection circuit outside. Moreover, for safety, a fuse on Vcc line is recommended.
7. Disconnection of terminals $U, V$, or $W$ during normal motor operation will cause damage to $\mathrm{H}-\mathrm{IC}$, use caution with this connection.
8. The "ITRIP" terminal (Pin 16) is the input terminal to shut down. When VITRIP exceeds threshold ( 0.44 V to 0.54 V ) all IGBT's are turned off. And normal operation resumes 2 ms (typ) after over current condition is removed. Therefore, please turn all the input signals off (Low) in case of detecting error at the "FLTEN" terminal.
9. When input pulse width is less than $1 \mu \mathrm{~s}$, an output may not react to the pulse. (Both ON signal and OFF signal)

- This data shows the example of the application circuit, and does not guarantee a design as the mass production set.


## The characteristic of thermistor

| Parameter | Symbol | Condition | Min | Typ. | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance | $\mathrm{R}_{25}$ | $\mathrm{~T}=25^{\circ} \mathrm{C}$ | 44.6 | 47.0 | 49.4 | $\mathrm{k} \Omega$ |
| Resistance | $\mathrm{R}_{125}$ | $\mathrm{~T}=125^{\circ} \mathrm{C}$ | 1.28 | 1.41 | 1.53 | $\mathrm{k} \Omega$ |
| B-Constant $\left(25-50^{\circ} \mathrm{C}\right)$ | B |  | 4010 | 4050 | 4091 | K |
| Temperature Range |  | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |  |



Fig. 10 Variation of thermistor resistance with temperature


Fig. 11 Variation of temperature sense voltage with thermistor temperature

## Maximum Phase current



Fig. 12 Maximum sinusoidal phase current as function of switching frequency At $\mathrm{Tc}=100^{\circ} \mathrm{C}, \mathrm{Vcc}=300 \mathrm{~V}$

## Switching waveform



Fig. 13 IGBT Turn-on. Typical turn-on waveform at $\mathrm{Tc}=100^{\circ} \mathrm{C}, \mathrm{Vcc}=300 \mathrm{~V}, \mathrm{Ic}=15 \mathrm{~A}$


Fig. 14 IGBT Turn-off. Typical turn-off waveform $\mathrm{Tc}=100^{\circ} \mathrm{C}, \mathrm{Vcc}=300 \mathrm{~V}$, $\mathrm{Ic}=15 \mathrm{~A}$

## CB capacitor value calculation for bootstrap circuit

Calculate condition

| Item | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Upper side power supply. | VBS | 15 | V |
| Total gate charge of output power IGBT at 15V. | Qg | 132 | nC |
| Upper side power supply low voltage protection. | UVLO | 12 | V |
| Upper side power dissipation. | IDmax | 400 | $\mu \mathrm{~A}$ |
| ON time required for CB voltage to fall from 15V to UVLO | Ton-max | - | s |

## Capacitance calculation formula

CB must not be discharged below to the upper limit of the UVLO - the maximum allowable on-time (Ton-max) of the upper side is calculated as follows:

$$
\begin{aligned}
& \text { VBS * CB - Qg - IDmax * Ton-max = UVLO * CB } \\
& \text { CB = (Qg + IDmax * Ton-max) / (VBS - UVLO) }
\end{aligned}
$$

The relationship between Ton-max and CB becomes as follows. CB is recommended to be approximately 3 times the value calculated above. The recommended value of CB is in the range of 1 to $47 \mu \mathrm{~F}$, however, the value needs to be verified prior to production.


Fig15. Ton-max vs CB characteristic

## Package Dimensions

(unit:mm)

## SIP29 56x21.8

CASE 127BW
ISSUE O

missing pin : 3,4,7,8,11,12,14,15



ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| STK554U392A-E | SIP29 56x21.8 <br> (Pb-Free) | $8 /$ Tube |

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

