

28-Pin, 8-Bit Flash Microcontroller

Processor Features:

- Interrupt Capability
- PIC16F570 Operating Speed:
 - DC 20 MHz Crystal oscillator
 - DC 200 ns Instruction cycle
- High Endurance Program and Flash Data Memory Cells:
 - 2048 x 12 user execution memory
 - 64 x 8 self-writable data memory
 - 100,000 write program memory endurance
 - 1,000.000 write Flash data memory endurance
 - Program and Flash data retention: >40 years
- General Purpose Registers (SRAM):
- 132 x 8 memory
- Only 36 Single-Word Instructions to Learn:
 - Modified baseline CPU
 - Added RETURN and RETFIE instructions
 - Added MOVLB instruction
- All Instructions are Single-Cycle except for Program Branches which are Two-Cycle
- Four-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes for Data and Instructions

Peripheral Features:

- · Device Features:
- 24 I/Os
- Individual direction control
- High-current source/sink
- 8-Bit Real-Time Clock/Counter (TMR0) with 8-Bit Programmable Prescaler
- In-Circuit Serial Programming[™] (ICSP[™]) via Two External Pin Connections
- Analog Comparator (CMP):
 - Two analog comparators
 - Absolute and programmable references
- Analog-to-Digital Converter (ADC):
 - 8-bit resolution
 - Eight external input channels
 - 0.6V reference input
- · Operational Amplifiers (op amps):
 - Two operational amplifiers
 - Fully-accessible visibility

Microcontroller Features:

- Brown-out Reset (BOR)
- Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with its own On-Chip RC Oscillator for Reliable Operation
- Programmable Code Protection (CP)
- Power-Saving Sleep mode with Wake-up on Change Feature
- Selectable Oscillator Options:
 - INTOSC: Precision 4 or 8 MHz internal oscillator
 - EXTRC: Low-cost external RC oscillator
 - LP: Power-saving, low-frequency crystal
 - XT: Standard crystal/resonator
 - HS: High-speed crystal/resonator
 - EC: High-speed external clock
- · Variety of Packaging Options:
 - 28-Lead SPDIP, SOIC, SSOP, QFN, UQFN

CMOS Technology:

- Low-Power, High-Speed CMOS Flash Technology
- Fully-Static Design
- Wide Operating Voltage and Temperature Range:
 - Industrial: 2.0V to 5.5V
 - Extended: 2.0V to 5.5V
- Operating Current:
 - 175 uA @ 2V, 4 MHz, typical
 - 13 uA @ 2V, 32 kHz, typical
- · Standby Current:
 - 100 nA @ 2V, typical

TABLE 1:PIC16F527 AND PIC16F570 FAMILY TYPES

Device	Data Sheet Index	I/O Pins ⁽¹⁾	Flash	Data EE (B)	SRAM (B)	8-Bit ADC Channels	Op Amp	Comparator	8-Bit Timers	BOR	Stack Levels	Interrupts	8 MHz Int. Osc.	Interrupt-on-Change Pins	Weak Pull-up Pins
PIC16F527	(1)	18	1 KW	64	68	8	2	2	1	Y	4	Y	Y	4	4
PIC16F570	(2)	25	2 KW	64	132	8	2	2	1	Υ	4	Y	Y	8	8

Note 1: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

1: DS40001652 PIC16F527 Data Sheet, 20-Pin, 8-bit Flash Microcontroller.

2: DS40001684 PIC16F570 Data Sheet, 28-Pin, 8-bit Flash Microcontroller.

Pin Diagrams

FIGURE 1:	28-PIN SPDIP,	SSOP, SOIC
-----------	---------------	------------

FIGURE 2: 28-PIN QFN, UQFN



TABLE 2: 28-PIN ALLOCATION TABLE

QI	28-Pin SPDIP, SSOP, SOIC	28-Pin QFN, UQFN	ADC	Reference	Comparator	Op Amp	Timers	Interrupt-on-Change	Pull-up	Basic
MCLR	1	26	_	_	—	—	_	N	Y	MCLR Vpp
RA0	2	27	AN0	—		—		Ν	Ν	—
RA1	3	28	AN1	—	C1IN+	—	_	Ν	Ν	—
RA2	4	1	AN2	CVREF1	—	—		Ν	Ν	—
RA3	5	2	AN3	_	C2IN+	—	_	Ν	Ν	—
RA4	6	3	AN4	_	_	—	TOCKI	Ν	Ν	—
RA5	7	4	AN5	—	—	—	—	Ν	Ν	—
RA6	10	7	—	—	—	—	-	N	N	OSC2 CLKOUT
RA7	9	6	—	—	—	—	—	N	N	OSC1 CLKIN
RB0	21	18		_	_	—		Y	Y	_
RB1	22	19		_	_	—	_	Y	Y	—
RB2	23	20		_	_	—		Y	Y	—
RB3	24	21	—	—	C10UT	—	—	Y	Y	—
RB4	25	22	_	—	C2OUT	—	—	Y	Y	—
RB5	26	23	_	—	_	_	—	Y	Y	—
RB6	27	24	—	—	—	—	_	Y	Y	ICSPCLK
RB7	28	25		CVREF2	C1IN-			Y	Y	ICSPDAT
RC0	11	8		—		<u> </u>	—	Ν	Ν	<u> </u>
RC1	12	9	AN6	—		OP1		Ν	Ν	
RC2	13	10		_		OP1-		Ν	Ν	<u> </u>
RC3	14	11		—	—	OP1+		Ν	Ν	<u> </u>
RC4	15	12		_		OP2+		Ν	Ν	<u> </u>
RC5	16	13		—		OP2-	—	Ν	Ν	
RC6	17	14	AN7	—	—	OP2	—	Ν	Ν	_
RC7	18	15	—		C2IN-		—	Ν	Ν	
Vdd	20	17	—	—	—	—	—	—	—	Vdd
Vss	8, 19	5, 16	_	_	_	—	-	—	—	Vss

Table of Contents

1.0	General Description	. 5
2.0	PIC16F570 Device Varieties	. 6
3.0	Architectural Overview	. 7
4.0	Memory Organization	12
5.0	Self-Writable Flash Data Memory Control	23
6.0	I/O Port	27
7.0	Timer0 Module and TMR0 Register	32
8.0	Special Features of the CPU	37
9.0	Analog-to-Digital (A/D) Converter	54
10.0	Comparator(s)	59
11.0	Comparator Voltage Reference Module	64
12.0	Operational Amplifier (OPA) Module	66
13.0	Instruction Set Summary	68
14.0	Development Support	76
15.0	Electrical Characteristics	80
16.0	DC and AC Characteristics Graphs and Charts	97
17.0	Packaging Information 1	11
Appe	ndix	25
The N	/icrochip Web Site 1	26
Custo	mer Change Notification Service 1	26
Custo	omer Support 1	26
Produ	ct Identification System 1	27

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 GENERAL DESCRIPTION

The PIC16F570 device from Microchip Technology is a low-cost, high-performance, 8-bit, fully-static, Flashbased CMOS microcontroller. It employs a RISC architecture with only 36 single-word/single-cycle instructions. All instructions are single cycle except for program branches, which take two cycles. The PIC16F570 device delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easy to remember instruction set reduces development time significantly.

The PIC16F570 product is equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR), Brown-out Reset (BOR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. There are several oscillator configurations to choose from, including INTRC Internal Oscillator mode and the power-saving LP (Low-Power) Oscillator mode. Power-Saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC16F570 device is available in the cost-effective Flash programmable version, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC16F570 product is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, a low-cost development programmer and a full-featured programmer. All the tools are supported on IBM[®] PC and compatible machines.

1.1 Applications

The PIC16F570 device fits in applications ranging from personal care appliances and security systems to lowpower remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers perfect for applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16F570 device very versatile, even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and PLDs in larger systems and co-processor applications).

PIC16E570

Clock	Maximum Frequency of Operation (MHz)	20
Memory	Flash Program Memory	2048
	SRAM Data Memory (bytes)	132
	Flash Data Memory (bytes)	64
Peripherals	Timer Module(s)	TMR0
	Wake-up from Sleep on Pin Change	Yes
Features	I/O Pins	24
	Input Pins	1
	Internal Pull-ups	Yes
	In-Circuit Serial Programming TM	Yes
	Number of Instructions	36
	Packages	28-pin SPDIP, SOIC, SSOP, QFN, UQFN
	Interrupts	Yes

TABLE 1-1:FEATURES AND MEMORY OF PIC16F570

© 2013-2014 Microchip Technology Inc.

2.0 PIC16F570 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16F570 Product Identification System at the back of this data sheet to specify the correct part number.

2.1 Quick Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.2 Serialized Quick Turn ProgrammingSM (SQTPSM) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16F570 device can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16F570 device uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (200 ns @ 20 MHz, 1 µs @ 4 MHz) except for program branches.

Table 3-1 below lists memory supported by the PIC16F570 device.

TABLE 3-1: PIC16F570 MEMORY

Dovice	Program Memory	Data Memory			
Device	Flash (words)	SRAM (bytes)	Flash (bytes)		
PIC16F570	2048	132	64		

The PIC16F570 device can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC16F570 device has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any Addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC16F570 device simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC16F570 device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC) and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-2, with the corresponding device pins described in Table 3-2.



Name	Function	Input Type	Output Type	Description
VPP/MCLR	VPP	HV	—	Test mode high-voltage pin
	MCLR	ST	_	Master Clear (Reset). This pin is an active-low Reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation or the device will enter Programming mode. Weak pull-up is always on.
RA0/AN0	RA0	TTL	CMOS	Bidirectional I/O pin
	AN0	AN	—	ADC channel input
RA1/AN1/C1IN+	RA1	TTL	CMOS	Bidirectional I/O pin
	AN1	AN	_	ADC channel input
	C1IN+	AN	—	Comparator 1 non-inverting input
RA2/AN2/CVREF1	RA2	TTL	CMOS	Bidirectional I/O port
	AN2	AN	—	ADC channel input
	CVREF1	—	AN	Programmable Voltage Reference output 1
RA3/AN3/C2IN+	RA3	TTL	CMOS	Bidirectional I/O pin
	AN3	AN	—	ADC channel input
	C2IN+	AN	—	Comparator 2 non-inverting input
RA4/AN4/T0CKI	RA4	TTL	CMOS	Bidirectional I/O pin
	AN4	AN	—	ADC channel input
	T0CKI	ST	—	Timer0 Schmitt Trigger input pin
RA5/AN5	RA5	TTL	CMOS	Bidirectional I/O port
	AN5	AN	—	ADC channel input
RA7/CLKIN/OSC1	RA7	TTL	CMOS	Bidirectional I/O port
	CLKIN	ST	—	EXTRC Schmitt Trigger input
	OSC1	XTAL	—	XTAL oscillator input pin
RA6/CLKOUT/OSC2	RA6	TTL	CMOS	Bidirectional I/O port
	CLKOUT	—	CMOS	EXTRC/INTRC CLKOUT pin (Fosc/4)
	OSC2	_	XTAL	Oscillator crystal output. Connections to crystal or resonator in Crystal Oscillator mode (XT, HS and LP modes only, PORTB in other modes).
RC0	RC0	ST	CMOS	Bidirectional I/O port
RC1/AN6/OP1	RC1	ST	CMOS	Bidirectional I/O port
	AN6	AN		ADC channel input
	OP1	—	AN	Op amp 1 output
RC2/OP1-	RC2	ST	CMOS	Bidirectional I/O port
	OP1-	AN	_	Op amp 1 inverting input
RC3/OP1+	RC3	ST	CMOS	Bidirectional I/O port
	OP1+	AN	—	Op amp 1 non-inverting input
RC4/OP2+	RC4	ST	CMOS	Bidirectional I/O port
	OP2+	AN		Op amp 2 non-inverting input
RC5/OP2-	RC5	ST	CMOS	Bidirectional I/O port
	OP2-	AN	—	Op amp 2 inverting input
RC6/AN7/OP2	RC6	ST	CMOS	Bidirectional I/O port
	AN7	AN		ADC channel input
	OP2	—	AN	Op amp 2 output

TABLE 3-2:	PIC16F570 PINOUT DESCRIPTION
------------	------------------------------

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input, HV = High Voltage, AN = Analog Voltage

TABLE 3-2:	PIC16F570 PINOUT DESCRIPTION (CONTINUED)
------------	--

Name	Function	Input Type	Output Type	Description
RC7/C2IN-	RC7	ST	CMOS	Bidirectional I/O port
	C2IN-	AN	—	Comparator 2 inverting input
RB0	RB0	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
RB1	RB1	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
RB2	RB2	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
RB3/C1OUT	RB3	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	C1OUT	—	CMOS	Comparator 1 output
RB4/C2OUT	RB4	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	C2OUT	—	CMOS	Comparator 2 output
RB5	RB5	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
RB6/ICSPCLK	RB6	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	ICSPCLK	ST	—	ICSP™ mode Schmitt Trigger
RB7/ICSPDAT/C1IN-/ CVREF2	RB7	TTL	CMOS	Bidirectional I/O pin. It can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	ICSPDAT	ST	CMOS	ICSP™ mode Schmitt Trigger
	C1IN-	AN	—	Comparator 1 inverting input
	CVREF2		AN	Programmable Voltage Reference output 2
VDD	VDD	—	Р	Positive supply for logic and I/O pins
Vss	Vss		Р	Ground reference for logic and I/O pins

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input, HV = High Voltage, AN = Analog Voltage

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO or an interrupt), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

The PIC16F570 memories are organized into program memory and data memory (SRAM). The self-writable portion of the program memory called self-writable Flash data memory is located at addresses 800h-83Fh. All program mode commands that work on the normal Flash memory, work on the Flash data memory. This includes bulk erase, row/column/cycling toggles, Load and Read data commands (Refer to Section 5.0 "Self-Writable Flash Data Memory Control" for more details). For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one STATUS register bit. For the PIC16F570, with data memory register files of more than 32 registers, a banking scheme is used. Data memory banks are accessed directly using the Bank Select Register (BSR).

4.1 Program Memory Organization for PIC16F570

The PIC16F570 device has an 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space. Program memory is partitioned into user memory, data memory and configuration memory spaces.

The user memory space is the on-chip user program memory. As shown in Figure 4-1, it extends from 0x000 to 0x7FF and partitions into pages, including an Interrupt vector at address 0x004 and a Reset vector at address 0x7FF.

The Configuration memory space extends from 0x840 to 0xFFF. Locations from 0x848 through 0x8AF are reserved. The user ID locations extend from 0x840 through 0x843. The Backup OSCCAL locations extend from 0x844 through 0x847. The Configuration Word is physically located at 0xFFF.

Refer to "*PIC16F570 Memory Programming Specification*" (DS41670) for more details.



4.2 Data Memory (SRAM and SFRs)

Data memory is composed of registers or bytes of SRAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers are registers used by the CPU and peripheral functions for controlling desired operations of the PIC16F570. See Section 4.3 "STATUS Register" for details.

4.2.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed directly or indirectly. See **Section 4.8** "Direct and Indirect Addressing".

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Section 4.3 "STATUS Register").

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

FIGURE 4-2: PIC16F570 REGISTER FILE MAP

BSR<2:0>	▶ 000	001	010	011	100	101	110	111
File Address		20h	40h	60h	80h	A0h	C0h	E0h
00h	INDF ⁽¹⁾							
V 01h	TMR0	EECON	TMR0	IW	TMR0	EECON	TMR0	IW
02h	PCL							
03h	STATUS							
04h	FSR							
05h	OSCCAL	EEDATA	OSCCAL	INTCON1	OSCCAL	EEDATA	OSCCAL	INTCON1
06h	PORTA	EEADR	PORTA	ISTATUS	PORTA	EEADR	PORTA	ISTATUS
07h	PORTB	CM1CON0	PORTB	IFSR	PORTB	CM1CON0	PORTB	IFSR
08h	PORTC	CM2CON0	PORTC	IBSR	PORTC	CM2CON0	PORTC	IBSR
09h	ADCON0	VRCON	ADCON0	OPACON	ADCON0	VRCON	ADCON0	OPACON
0Ah	ADRES	ANSEL	ADRES	ANSEL	ADRES	ANSEL	ADRES	ANSEL
0Bh	INTCON0							
0Ch	General Purpose Registers		Addres	sses map back to a	ddresses in Bank 0			
0Fh		2Fh	4Fh	6Fh	8Fh	AFh	CFh	EFh
10h		30h	50h	70h	90h	B0h	D0h	F0h
	General Purpose Registers							
1Fh		3Fh	5Fh	7Fh	9Fh	BFh	DFh	FFh
L	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7

Note 1: Not a physical register. See Section 4.8 "Direct and Indirect Addressing".

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR	Value on all other Resets
Bank 0/4											
N/A	W ⁽²⁾	Working Regi	ster (W)							XXXX XXXX	XXXX XXXX
N/A	TRIS	I/O Control Re	egisters (TRIS	A, TRISB,	TRISC)					1111 1111	1111 1111
N/A	OPTION	Contains cont	rol bits to conf	igure Time	r0 and Timer	0/WDT pres	scaler			1111 1111	1111 1111
N/A	BSR ⁽²⁾	—	_	—	—	—	BSR2	BSR1	BSR0	000	uuu
00h	INDF	Uses contents	s of FSR to ad	dress data	memory (not	a physical	register)			XXXX XXXX	uuuu uuuu
01h	TMR0	Timer0 modul	e Register							XXXX XXXX	uuuu uuuu
02h	PCL ⁽¹⁾	Low-order eig	ht bits of PC							1111 1111	1111 1111
03h	STATUS ⁽²⁾	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q qqqq
04h	FSR ⁽²⁾	Indirect data r	nemory Addre	ss Pointer			-			XXXX XXXX	uuuu uuuu
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_	1111 111-	uuuu uuu-
06h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX XXXX	uuuu uuuu
07h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
08h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu
09h	ADCON0	ADCS1	ADCS0	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	1111 1100	1111 1100
0Ah	ADRES	ADC Convers	ion Result							XXXX XXXX	uuuu uuuu
0Bh	INTCON0	ADIF	CWIF	TOIF	RBIF	—	—	—	GIE	00000	00000
Bank 1/5											
N/A	W ⁽²⁾	Working Regi	ster (W)							XXXX XXXX	XXXX XXXX
N/A	TRIS	I/O Control Re	egisters (TRIS	A, TRISB,	TRISC)					1111 1111	1111 1111
N/A	OPTION	Contains cont	rol bits to conf	igure Time	r0 and Timer	0/WDT pres	scaler			1111 1111	1111 1111
N/A	BSR ⁽²⁾	—	_	_	_	—	BSR2	BSR1	BSR0	000	uuu
20h	INDF	Uses contents	of FSR to ad	dress data	memory (not	a physical	register)			XXXX XXXX	uuuu uuuu
21h	EECON	—	_	_	FREE	WRERR	WREN	WR	RD	0 0000	0 0000
22h	PCL ⁽¹⁾	Low-order eig	ht bits of PC				-			1111 1111	1111 1111
23h	STATUS ⁽²⁾	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q qqqq
24h	FSR ⁽²⁾	Indirect data r	memory Addre	ss Pointer						XXXX XXXX	uuuu uuuu
25h	EEDATA	Self Read/Wri	te Data							XXXX XXXX	uuuu uuuu
26h	EEADR	—	_	Self Read	d/Write Addre	SS	-			xx xxxx	uu uuuu
27h	CM1CON0	C1OUT	C10UTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU	1111 1111	quuu uuuu
28h	CM2CON0	C2OUT	C2OUTEN	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	C2WU	1111 1111	quuu uuuu
29h	VRCON	VREN	VROE1	VROE2	VRR	VR3	VR2	VR1	VR0	0001 1111	uuuu uuuu
2Ah	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
2Bh	INTCON0	ADIF	CWIF	T0IF	RBIF	—	_	—	GIE	00000	00000

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0' (if applicable), q = value depends on condition.

Shaded cells = unimplemented or unused

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 "Program Counter" for an explanation of how to access these bits.

2: Registers are implemented as two physical registers. When executing from within an ISR, a secondary register is used at the same logical

location. Both registers are persistent. See Section 8.11 "Interrupts"

3: These registers show the contents of the registers in the other context: ISR or main line code. See Section 8.11 "Interrupts".

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR	Value on all other Resets
Bank 2/6											1
N/A	W ⁽²⁾	Working Regi	ister (W)							XXXX XXXX	XXXX XXXX
N/A	TRIS	I/O Control R	egisters (TRIS	A, TRISB,	TRISC)					1111 1111	1111 1111
N/A	OPTION	Contains cont	trol bits to conf	igure Time	r0 and Timer	0/WDT pre	scaler			1111 1111	1111 1111
N/A	BSR ⁽²⁾	—	—	_	—	_	BSR2	BSR1	BSR0	000	uuu
40h	INDF	Uses content	s of FSR to ad	dress data	memory (not	a physical	register)			**** ****	uuuu uuuu
41h	TMR0	Timer0 modu	le Register							**** ****	uuuu uuuu
42h	PCL ⁽¹⁾	Low-order eig	ght bits of PC		_		_			1111 1111	1111 1111
43h	STATUS ⁽²⁾	PA2	PA1	PA0	то	PD	Z	DC	С	0001 1xxx	000q qqqq
44h	FSR ⁽²⁾	Indirect data	memory Addre	ss Pointer						****	uuuu uuuu
45h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	1111 111-	uuuu uuu-
46h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	**** ****	uuuu uuuu
47h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	**** ****	uuuu uuuu
48h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	**** ****	uuuu uuuu
49h	ADCON0	ADCS1	ADCS0	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	1111 1100	1111 1100
4Ah	ADRES	ADC Convers	sion Result		_		_		_	**** ****	uuuu uuuu
4Bh	INTCON0	ADIF	CWIF	TOIF	RBIF	—	—	—	GIE	00000	00000
Bank 3/7											
N/A	W ⁽²⁾	Working Regi	ister (W)							**** ****	XXXX XXXX
N/A	TRIS	I/O Control R	egisters (TRIS	A, TRISB,	TRISC)					1111 1111	1111 1111
N/A	OPTION	Contains cont	trol bits to conf	igure Time	er0 and Timer	0/WDT pre	scaler			1111 1111	1111 1111
N/A	BSR ⁽²⁾	—	_	—	—	—	BSR2	BSR1	BSR0	000	0uu
60h	INDF	Uses content	s of FSR to ad	dress data	memory (not	a physical	register)			**** ****	uuuu uuuu
61h	IW ⁽³⁾	Interrupt Wor	king Register.	(Addresse	d also as W re	egister whe	n within ISR	.)		**** ****	XXXX XXXX
62h	PCL ⁽¹⁾	Low-order eig	ght bits of PC							1111 1111	1111 1111
63h	STATUS ⁽²⁾	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q qqqq
64h	FSR ⁽²⁾	Indirect data	memory Addre	ss Pointer						****	uuuu uuuu
65h	INTCON1	ADIE	CWIE	TOIE	RBIE	_	—	_	WUR	00000	00000
66h	ISTATUS ⁽³⁾	PA2	PA1	PA0	TO	PD	Z	DC	С	XXXX XXXX	000q qqqq
67h	IFSR ⁽³⁾	Indirect data	memory Addre	ss Pointer						XXXX XXXX	uuuu uuuu
68h	IBSR ⁽³⁾	_	_	—	_	_	BSR2	BSR1	BSR0	xxx	uuu
69h	OPACON	_	_	—	_	—	_	OPA2ON	OPA10N	00	00
6Ah	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
6Bh	INTCON0	ADIF	CWIF	TOIF	RBIF	_	_	—	GIE	00000	00000

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 4-1**

Legend:

x = unknown, u = unchanged, – = unimplemented, read as '0' (if applicable), q = value depends on condition. Shaded cells = unimplemented or unused The upper byte of the Program Counter is not directly accessible. See Section 4.6 "Program Counter" for an explanation of how to access these Note 1: bits.

Section 8.11 "Interrupts". These registers show the contents of the registers in the other context: ISR or main line code. See Section 8.11 "Interrupts". 2:

3:

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u \ u1uu$ (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see Section 13.0 "Instruction Set Summary".

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
PA2	PA1	PA0	TO	PD	Z	DC	С	
bit 7	•			•	÷	•	bit (
1								
Legend:								
R = Readable	bit	W = Writable b	Dit	U = Unimple	emented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown	
bit 7-5 PA<2:0>: Program Page Preselect bits x00 = Page 0 (000h-1FFh) x01 = Page 1 (200h-3FFh) x10 = Page 2 (400h-5FFh) x11 = Page 3 (600h-7FFh)								
bit 4	TO: Time-ou 1 = After pov 0 = A WDT t	t bit ver-up, CLRWDT ime-out occurred	instruction, o	or sleep instru	uction			
bit 3	PD : Power-E 1 = After pow 0 = By exect	Down bit ver-up or by the ution of the SLEE	CLRWDT inst	ruction				
bit 2	Z: Zero bit 1 = The resu 0 = The resu	Ilt of an arithmeti Ilt of an arithmeti	ic or logic op ic or logic op	eration is zero eration is not z	zero			
bit 1	 DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions) ADDWF: 1 = A carry from the 4th low-order bit of the result occurred 0 = A carry from the 4th low-order bit of the result did not occur SUBWF: 1 = A borrow from the 4th low-order bit of the result did not occur 							
bit 0	C: Carry/borrow bit (for ADDWF, SUBWF and RRF, RLF instructions) ADDWF: SUBWF: RRF or RLF: 1 = A carry occurred 1 = A borrow did not occur; Load bit with LSb or MSb, respectively 0 = A carry did not occur 0 = A borrow occurred						ly	

4.4 **OPTION Register**

The OPTION register is an 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the <code>OPTION</code> instruction, the contents of the W register will be transferred to the <code>OPTION</code> register. A Reset sets the <code>OPTION <7:0></code> bits.

REGISTER 4-2: OPTION: OPTION REGISTER

Note: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides Option control of RBPU and RBWU).

W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1
RBWU ⁽²⁾	RBPU	T0CS ⁽¹⁾	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

1:16

1:32

1:64

1:128

2: The RBWU bit of the OPTION register must be set to enable the RBIF function in the INTCON0 register.

bit 7	RBWU: Enable PORTB Interrupt Flag on Pin Change bit ⁽²⁾ 1 = Disabled 0 = Enabled					
bit 6	RBPU: Enable PORTB Weak Pull-Ups bit 1 = Disabled 0 = Enabled					
bit 5	TOCS: Timer0 Clock Source Select bit ⁽¹⁾ 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKOUT)					
bit 4	T0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin					
bit 3	PSA: Prescaler Ass 1 = Prescaler assig 0 = Prescaler assig	ignment bit ned to the WI ned to Timer(DT)			
bit 2-0	PS<2:0>: Prescaler	Rate Select I	pits			
	Bit Value	Timer0 Rate	WDT Rate			
	000 001 010 011	1 : 2 1 : 4 1 : 8 1 : 16	1 : 1 1 : 2 1 : 4 1 : 8			

100

101

110

111

1:32 1:64

1:128

1:256

Note 1: If the TOCS bit is set to '1', it will override the TRIS function on the TOCKI pin.

4.5 OSCCAL Register

The Oscillator Calibration (OSCCAL) register is used to calibrate the 8 MHz internal oscillator macro. It contains seven bits of calibration that uses a two's complement scheme for controlling the oscillator speed. See Register 4-3 for details.

REGISTER 4-3: OSCCAL: OSCILLATOR CALIBRATION REGISTER

R/W-1	U-0						
CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 CAL<6:0>: Oscillator Calibration bits 0111111 = Maximum frequency

bit 0

4.6 **Program Counter**

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits <8:0> of the PC are provided by the GOTO instruction word. The Program Counter (PCL) is mapped to PC<7:0>. Bits 5 and 6 of the STATUS register provide page information to bits 9 and 10 of the PC (Figure 4-3).

For a CALL instruction, or any instruction where the PCL is the destination, bits <7:0> of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-3).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PCL, ADDWF PCL and BSF PCL, 5.

Note: Because bit 8 of the PC is cleared in the CALL instruction or any modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-3: LOADING OF PC BRANCH INSTRUCTIONS



4.6.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a Reset, which means that page 0 is pre-selected.

Therefore, upon a Reset, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.7 Stack

The PIC16F570 device has a 4-deep, 12-bit wide hardware PUSH/POP stack.

A CALL instruction or an interrupt will PUSH the current PC value, incremented by one, into Stack Level 1. If there was a previous value in the Stack 1 location, it will be pushed into the Stack 2 location. This process will be continued throughout the remaining stack locations populated with values. If more than four sequential CALLs are executed, only the most recent four return addresses are stored.

A RETLW, RETURN or RETFIE instruction will POP the contents of Stack Level 1 into the PC. If there was a previous value in the Stack 2 location, it will be copied into the Stack Level 1 location. This process will be continued throughout the remaining stack locations populated with values. If more than four sequential RETLWS are executed, the stack will be filled with the address previously stored in Stack Level 4. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

- Note 1: There are no Status bits to indicate Stack Overflows or Stack Underflow conditions.
 - 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETFIE and RETLW instructions.

4.8 Direct and Indirect Addressing

4.8.1 DIRECT DATA ADDRESSING: BSR REGISTER

Traditional data memory addressing is performed in the Direct Addressing mode. In Direct Addressing, the Bank Select Register bits BSR<2:0>, in the new BSR register, are used to select the data memory bank. The address location within that bank comes directly from the opcode being executed.

BSR<2:0> are the bank select bits and are used to select the bank to be addressed (000 = Bank 0, 001 = Bank 1, 010 = Bank 2, 011 = Bank 3, 100 = Bank 4, etc.).

A new instruction supports the addition of the BSR register, called the MOVLB instruction. See Section 13.0 "Instruction Set Summary" for more information.

4.8.2 INDIRECT DATA ADDRESSING: INDF AND FSR REGISTERS

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected).

The FSR is an 8-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<7:0> bits are used to select data memory addresses 00h to 1Fh.

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

NEXT	MOVLW MOVWF CLRF	0x10 FSR INDF	;initialize pointer ;to RAM ;clear INDF .register
	INCF BTFSC GOTO	FSR,F FSR,4 NEXT	;inc pointer ;all done? ;NO, clear next
CONTIN	IUE		
	:		;YES, continue
	:		



5.0 SELF-WRITABLE FLASH DATA MEMORY CONTROL

Flash Data memory consists of 64 bytes of selfwritable memory and supports a self-write capability that can write four bytes of memory at one time. Data to be written to the self-writable data memory is first written into four write latches before writing the data to Flash memory.

Although each Flash data memory location is 12 bits wide, access is limited to the lower eight bits. The upper four bits will automatically default to '1' in any self-write procedure. The lower eight bits are fully readable and writable during normal operation and throughout the full VDD range.

The self-writable Flash data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers, EECON, EEDATA and EEADR.

5.1 Reading Flash Data Memory

To read a Flash data memory location the user must:

- Write the EEADR register
- Set the RD bit of the EECON register

The value written to the EEADR register determines which Flash data memory location is read. Setting the RD bit of the EECON register initiates the read. Data from the Flash data memory read is available in the EEDATA register immediately. The EEDATA register will hold this value until another read is initiated or it is modified by a write operation. Program execution is suspended while the read cycle is in progress. Execution will continue with the instruction following the one that sets the WR bit. See Example 5-1 for sample code.

EXAMPLE 5-1: READING FROM FLASH DATA MEMORY

MOVLB	0x01	;	Switch to Bank 1
MOVF	DATA_EE_ADDR, W	∛;	
MOVWF	EEADR	;	Data Memory
		;	Address to read
BSF	EECON, RD	;	EE Read
MOVF	EEDATA, W	;	W = EEDATA

Note: Only a BSF command will work to enable the Flash data memory read documented in Example 5-1. No other sequence of commands will work, no exceptions.

- **Note 1:** To prevent accidental corruption of the Flash data memory, an unlock sequence is required to initiate a write or erase cycle. This sequence requires that the bit set instructions used to configure the EECON register happen exactly as shown in Example 5-2 and Example 5-3, depending on the operation requested.
 - 2: In order to prevent any disruptions of selfwrites or row erases performed on the self-writable Flash data memory, interrupts should be disabled prior to executing those routines.

5.1.1 ERASING FLASH DATA MEMORY

A row must be manually erased before writing new data. The following sequence must be performed for a single row erase.

- 1. Load EEADR with an address in the row to be erased.
- 2. Set the FREE bit to enable the erase.
- 3. Set the WREN bit to enable write access to the array.
- 4. Disable interrupts.
- 5. Set the WR bit to initiate the erase cycle.

If the WREN bit is not set in the instruction cycle after the FREE bit is set, the FREE bit will be cleared in hardware.

If the WR bit is not set in the instruction cycle after the WREN bit is set, the WREN bit will be cleared in hardware.

Sample code that follows this procedure is included in Example 5-2.

Program execution is suspended while the erase cycle is in progress. Execution will continue with the instruction following the one that sets the WR bit.

EXAMPLE 5-2: ERASING A FLASH DATA MEMORY ROW

MOVLB	0x01	; Switch to Bank 1
MOVLW	EE_ADR_ERASE	; LOAD ADDRESS OF ROW TO
		; ERASE
MOVWF	EEADR	;
BSF	EECON, FREE	; SELECT ERASE
BSF	EECON, WREN	; ENABLE WRITES
BSF	EECON, WR	; INITITATE ERASE

- Note 1: The FREE bit may be set by any command normally used by the core. However, the WREN and WR bits can only be set using a series of BSF commands, as documented in Example 5-1. No other sequence of commands will work, no exceptions.
 - 2: Bits <5:3> of the EEADR register indicate which row is to be erased.

5.1.2 WRITING TO FLASH DATA MEMORY

Once a cell is erased, new data can be written. Program execution is suspended during the write cycle.

The self-write operation writes four bytes of data at one time. The data must first be loaded into four write latches. Once the write latches are loaded, the data will be written to Flash data memory.

The self-write sequence is shown below.

The following self-write sequence must be performed for four bytes to be written.

- 1. Load EEADR with the address.
- 2. Load EEDATA with the data to be written.
- 3. Set the WREN bit to enable write access to the array.
- 4. Disable interrupts.
- 5. Set the WR bit to load the data into the write latch.
- 6. Steps 1 through 5 are repeated three more times to load the remaining write latches.

On the fourth and final loop, the EEADR register will contain an address in the format of b' 00xxxx11.

When the WR bit is set for the final time, the processor will recognize that this is the last write latch to be loaded, and will automatically load the write latch and then, immediately perform the Flash data memory write of all four bytes.

The specific sequence of setting the WREN bit and setting the WR bit must be executed to properly initiate each load of the write latches and the write to Flash data memory.

If the WR bit is not set in the instruction cycle after the WREN bit is set, the WREN bit will be cleared in hardware.

Sample code that follows this procedure is included in Example 5-3.

EXAMPLE 5-3: WRITING TO FLASH DATA MEMORY

	MOVLB	0x01	;SWITCH TO BANK 1
	MOVLW	0x04	;LOAD 4 DATA BYTES
	MOVWF	LoopCount	;WRITE LOOP
VRI 1	re_loop		;VARIABLE STORED
	MOVLW	EE ADR WRITE	;LOAD ADDRESS TO
			;WRITE
	MOVWF	EEADR	;INTO EEADR
			;REGISTER
	MOVLW	EE_DATA_TO_WRITE	;LOAD DATA TO
	MOVWF	EEDATA	;INTO EEDATA
			;REGISTER
	BSF	EECON, WREN	;ENABLE WRITES
	BSF	EECON,WR	;LOAD WRITE LATCH
	BTFSC	LoopCount	;TEST IF 4th BYTE
	GOTO	WRITE_LOOP	;
			;WRITE IS DONE

Note 1: Only a series of BSF commands will work to enable the memory write sequence documented in Example 5-3. No other sequence of commands will work, no exceptions.

2: For reads, erases and writes to the Flash data memory, there is no need to insert a NOP into the user code as is done on midrange devices. The instruction immediately following the "BSF EECON, WR/RD" will be fetched and executed properly.

5.2 Write/Verify

Depending on the application, good programming practice may dictate that data written to the Flash data memory be verified. Example 5-4 is an example of a write/verify.

EXAMPLE 5-4:	WRITE/VERIFY OF FLASH
	DATA MEMORY

MOVF	EEDATA, W	;EEDATA has not changed
		;from previous write
BSF	EECON, RD	;Read the value written
XORWF	EEDATA, W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
		;Yes, continue

5.3 Register Definitions — Memory Control

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EEDATA7	EEDATA6	EEDATA5	EEDATA4	EEDATA3	EEDATA2	EEDATA1	EEDATA0
bit 7							
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown

REGISTER 5-1: EEDATA: FLASH DATA REGISTER

bit 7-0 **EEDATA<7:0>**: Eight bits of data to be read from/written to data Flash

REGISTER 5-2: EEADR: FLASH ADDRESS REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
— — EE		EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'.

bit 5-0 **EEADR<5:0>**: Six bits of data to be read from/written to data Flash

REGISTER 5	-3: EECO	N: FLASH CO	ONTROL RE	GISTER			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	FREE	WRERR	WREN	WR	RD
bit 7							bit 0
Legend:							
S = Bit can on	ly be set						
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7-5	Unimplemen	ted: Read as '	o'.				
bit 4	FREE: Flash	Data Memory I	Row Erase Er	nable bit			
	1 = Program	memory row b	eing pointed	to by EEADR w	vill be erased on	the next write	cycle. No write
	will be pe	erformed. This	bit is cleared	at the complet	ion of the erase	operation.	
hit 2		write only					
DIL 3		le EITOI Flay DI	l ated promatu	rely (by device	Posot)		
	0 = Write option	eration complet	ed successfu	llv	(teset)		
bit 2	WREN: Write	Enable bit		,			
	1 = Allows wi	rite cycle to Fla	sh data mem	ory			
	0 = Inhibits w	rite cycle to Fla	ash data men	nory			
bit 1	it 1 WR: Write Control bit						
	1 = Initiate a	erase or write	cycle				
	0 = Write/Era	ase cycle is cor	nplete				
bit 0	RD: Read Co	ntrol bit					
	1 = Initiate a	read of Flash of	lata memory				
	0 = Do not re	ead Flash data	memory				

5.4 Code Protection

Code protection does not prevent the CPU from performing read or write operations on the Flash data memory. Refer to the code protection chapter for more information.

6.0 I/O PORT

As with any other register, the I/O register(s) can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance) since the I/O control registers are all set.

6.1 PORTA

PORTA is an 8-bit I/O register. The Configuration Word can set several I/Os to alternate functions. When acting as alternate functions, the pins will read as '0' during a port read.

6.2 PORTB

PORTB is an 8-bit I/O register. The PORTB pins can be configured with weak pull-ups and also for wake-up on change. The wake-up on change and weak pull-up functions are not pin-selectable.

6.3 PORTC

PORTC is an 8-bit I/O register.

6.4 TRIS Register

The Output Driver Control register is loaded with the contents of the W register by executing the TRIS instruction. A '1' from a TRIS register bit puts the corresponding output driver in a High-Impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The only exception is the TOCKI pin, which may be controlled by the OPTION register (see Register 4-2).

TRIS registers are "write-only". Active bits in these registers are set (output drivers disabled) upon Reset.

6.5 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 6-1. All port pins, except the MCLR pin which is input-only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except MCLR) can be programmed individually as input or output.



x = Bit is unknown

6.6 Register Definitions — PORT Control

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7		-					bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

REGISTER 6-1: PORTA: PORTA REGISTER

bit 7-0 **RA<7:0>:** PORTA I/O Pin bits 1 = Port pin is >VIH min. 0 = Port pin is <VIL max.

-n = Value at POR

TABLE 6-1: PORTA PINS ORDER OF PRECEDENCE

'1' = Bit is set

Priority	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
1	OSC1	OSC2	AN5	AN4	C2IN+	CVREF1	C1IN+	AN0
2	CLKIN	CLKOUT	TRISA5	TOCKI	AN3	AN2	AN1	TRISA0
3	TRISA7	TRISA6	—	TRISA4	TRISA3	TRISA2	TRISA1	—

REGISTER 6-2: PORTB: PORTB REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **RB<7:0>:** PORTB I/O Pin bits 1 = Port pin is >VIH min. 0 = Port pin is <VIL max.

TABLE 6-2: PORTB PINS ORDER OF PRECEDENCE

Priority	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
1	ICSPDAT	ICSPCLK	TRISB5	C2OUT	C10UT	TRISB2	TRISB1	TRISB0
2	CVREF2	TRISB6	—	TRISB4	TRISB3	—	_	—
3	C1IN-	—	—	—	—	—	—	—
4	TRISB7	_	_	_	_	_	_	_

PORTC: PORTC REGISTER **REGISTER 6-3:**

RC7 RC6 RC5 RC4 RC3 RC2 RC1	₹/W-x	R/W-x						
	RC0	RC1	RC2	RC3	RC4	RC5	RC6	RC7
bit 7	bit 0							bit 7

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 RC<7:0>: PORTC I/O Pin bits 1 = Port pin is >VIH min.

0 = Port pin is < VIL max.

TABLE 6-3: PORTC PINS ORDER OF PRECEDENCE

Priority	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
1	C2IN-	OP2	OP2-	OP2+	OP1+	OP1-	OP1	TRISC0
2	TRISC7	AN7	TRISC5	TRISC4	TRISC3	TRISC2	AN6	—
3	—	TRISC6	—	—	—	—	TRISC1	—

REGISTER 6-4: ANSEL REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANS7 | ANS6 | ANS5 | ANS4 | ANS3 | ANS2 | ANS1 | ANS0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

ANS<7:0>: ADC Analog Input Pin Select bits^(1,2)

- 0 = Analog function on selected ANx pin is disabled
- 1 = ANx configured as an analog input
- Note 1: When the ANSx bits are set, the channels selected will automatically be forced into Analog mode, regardless of the pin function previously defined, and the digital output drivers and input buffers will be also disabled. Exceptions exist when there is more than one analog function active on the ANx pin. It is the user's responsibility to ensure that the ADC loading on the other analog functions does not affect their application.
 - 2: The ANS<7:0> bits are active regardless of the condition of ADON.

Value on Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Power-On Reset N/A TRIS I/O Control Registers (TRISA, TRISB, TRISC) 1111 1111 06h PORTA RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 XXXX XXXX 07h PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 XXXX XXXX

TABLE 6-4: REGISTERS ASSOCIATED WITH THE I/O PORTS

RC6

RC5

RC7

RC4 x = unknown, u = unchanged, — = unimplemented, read as '0', Shaded cells = unimplemented, read as '0' Legend:

RC3

RC2

RC1

RC0

PORTC

08h

XXXX XXXX

Value on

MCLR and

WDT Reset

1111 1111

11111111 1111111

uuuu uuuu

uuuu uuuu

6.7 I/O Programming Considerations

6.7.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and rewrite the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit 5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 6-1 shows the effect of two sequential Read-Modify-Write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired OR", "wired AND"). The resulting high output currents may damage the chip.

EXAMPLE 6-1: READ/MODIFY/WRITE INSTRUCTIONS ON AN I/O PORT (e.g., PIC16F570)

;Initial PORTB Settings ;PORTB<5:3> Inputs ;PORTB<2:0> Outputs						
; ; PORTB latch PORTB pins ;						
BCF PORTB, 5 ;01 -ppp11 pppp BCF PORTB, 4 ;10 -ppp11 pppp MOVLW 007h ;						
 TRIS PORTB ;10 -ppp11 pppp , Note 1: The user may have expected the pin values to be '00 pppp'. The 2nd BCF caused RB5 to be latched as the pin value (High). 						

6.7.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 6-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	
Instruction	PC	X PC + 1	X PC + 2	PC + 3	This example shows a write to PORTB followed by a read from PORTB.
Fetched	MOVWF PORTB	MOVF PORTB, W	NOP	NOP	Data setup time = (0.25 TCY – TPD)
RB<5:0>	I I I		X		where: TCY = instruction cycle.
	 	Port pin written here	Port pin sampled here		Therefore, at higher clock frequencies, a write followed by a read may be problematic.
Executed	 	MOVWF PORTB (Write to PORTB)	MOVF PORTB,W (Read PORTB)	NOP	
	, , ,				

FIGURE 6-2: SUCCESSIVE I/O OPERATION

7.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select:
 - Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit of the OPTION register. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

There are two types of Counter mode. The first Counter mode uses the T0CKI pin to increment Timer0. It is selected by setting the T0CS bit of the OPTION register, setting the $\overline{C1T0CS}$ bit of the CM1CON0 register and setting the $\overline{C10UTEN}$ bit of the CM1CON0 register. In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit of the OPTION register determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.1 "Using Timer0 with an External Clock".

The second Counter mode uses the output of the comparator to increment Timer0. It can be entered in by setting the TOCS bit of the OPTION register, and clearing the C1TOCS bit of the CM1CON0 register (C1OUTEN [CM1CON0<6>] does not affect this mode of operation). This enables an internal connection between the comparator and the Timer0.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA of the OPTION register. Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 7.2 "Prescaler" details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 7-1.



FIGURE 7-1: TIMER0 BLOCK DIAGRAM

FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

PC (Program	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
Counter)	(PC – 1)	PC	PC + 1	(PC + 2	PC + 3	PC + 4	PC + 5	(PC + 6)
Instruction Fetch	1 1 1	MOVWF TMR0	MOVF TMR0,W					
	1	1	l I	l I	1	1	1	
Timer0	(то)	Τ0 + 1	T0 + 2	. 1	NTO X	χ	NT0 + 1	NT0 + 2
Instruction Executed	1 1 1 1	1 1 1 1	Write TMR0 executed	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	Read TMR0 reads NT0 + 2

FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

PC (Program Counter) Instruction Fetch	Q1 Q2 Q3 Q4 (PC – 1	Q1 Q2 Q3 Q4 <u>PC</u> MOVWF TMR0	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 (PC+2 MOVF TMR0,W	Q1 Q2 Q3 Q4 X PC + 3 MOVF TMR0,W	Q1 Q2 Q3 Q4 <u>PC+4</u> MOVF TMR0,W	Q1 Q2 Q3 Q4 X PC+5 MOVF TMR0,W	Q1 Q2 Q3 Q4 (
Timer0 Instruction Executed	(Υ	T0 + 1	Write TMR0 executed	Read TMR0 reads NT0	NT0 Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	NT0 + 1 Read TMR0 reads NT0 + 2

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
TMR0	Timer0 m	odule Registe	er						
CM1CON0	C10UT	C10UTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU	62
CM2CON0	C2OUT	C2OUTEN	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	C2WU	63
OPTION	RBWU	RBPU	TOCS	T0SE	PSA	PS2	PS1	PS0	18
TRIS ⁽¹⁾	I/O Control Registers (TRISA, TRISB, TRISC)						_		

Legend: Shaded cells are not used by Timer0. – = unimplemented, x = unknown, u = unchanged.

Note 1: The TRIS of the TOCKI pin is overridden when TOCS = 1.

7.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-4). Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4 Tosc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing.





- **Note 1:** Delay from clock input change to Timer0 increment is 3 Tosc to 7 Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ±4 Tosc max.
 - 2: External clock if no prescaler selected; prescaler output otherwise.

3: The arrows indicate the points in time where sampling occurs.

7.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see **Section 8.7 "Watchdog Timer (WDT)"**). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note:	The prescaler may be used by either the
	Timer0 module or the WDT, but not both.
	Thus, a prescaler assignment for the
	Timer0 module means that there is no
	prescaler for the WDT and vice versa.

The PSA and PS<2:0> bits of the OPTION register determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

7.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

1			
	CLRWDT		;Clear WDT
	CLRF	TMR0	;Clear TMR0 & Prescaler
	MOVLW	b'00xx1111'	
	CLRWDT		;PS<2:0> are 000 or 001
	MOVLW	b'00xx1xxx'	;Set Postscaler to
	OPTION		;desired WDT rate

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 7-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

	1
CLRWDT	;Clear WDT and
	;prescaler
MOVLW b'xxxx0xxx'	;Select TMR0, new
	;prescale value and
	;clock source
OPTION	



FIGURE 7-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER
8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC16F570 microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These features are:

- Oscillator Selection
- · Reset:
 - Power-on Reset (POR)
 - Brown-out Reset (BOR)
 - Device Reset Timer (DRT)
 - Wake-up from Sleep on Pin Change
- Interrupts
- Automatic Context Saving
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- · ID Locations
- In-Circuit Serial Programming™
- · Clock Out

The device has a Watchdog Timer, which can be shut off only through Configuration bit WDTE. The Watchdog Timer runs off of its own RC oscillator for added reliability.

There is also a Device Reset Timer (DRT), intended to keep the chip in Reset until the crystal oscillator is stable. The DRT can be enabled with the DRTEN Configuration bit. For the HS, XT or LP oscillator options, the 18 ms (nominal) delay is always provided by the Device Reset Timer and the DRTEN bit is ignored. When using the EC clock, INTRC or EXTRC oscillator options, there is a standard delay of 10 us on power-up, which can be extended to 18 ms with the use of the DRT timer. With the DRT timer on-chip, most applications require no additional external Reset circuitry.

The Sleep mode is designed to offer a very low current Power-Down mode. The user can wake-up from Sleep through a change on input pin or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4/8 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options.

8.1 Configuration Bits

The PIC16F570 Configuration Words consist of 12 bits, although some bits may be unimplemented and read as '1'. Configuration bits can be programmed to select various device configurations (see Register 8-1).

8.2 Register Definitions — Configuration Word

REGISTER 8-1: CONFIG: CONFIGURATION WORD REGISTER⁽¹⁾

U-1	U-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	_	DRTEN	BOREN	CPSW	IOSCFS	_	CP	WDTE	FOSC2	FOSC1	FOSC0
bit 11											bit 0
Legend:											
R = Read	R = Readable bit P = Programmable bit						U = Un	implemer	nted bit, re	ad as '1'	
'0' = Bit is	cleared		'1' = Bit	is set			-n = Va	alue wher	blank or a	after Bulk	Erase
bit 11-10	Unimple	mented: F	Read as '1								
bit 9	DRTEN:	Device Re	eset Timer	Enable b	oit						
	1 = DR	T Enabled	(18 ms)								
h :+ 0		Disabled		able bit							
DIT 8		Brown-ou	t Reset Er	iable bit							
	0 = BOI	R Disabled	d								
bit 7	CPSW: (Code Prote	ection bit –	Self-Writ	able Memo	orv					
	1 = Coo	le protectio	on off			,					
	0 = Coo	le protection	on on								
bit 6	IOSCFS:	Internal C	Scillator F	requency	Select bit						
	1 = 8 M 0 = 4 M	Hz INTOS Hz INTOS	C speed								
bit 5	Unimple	mented: F	Read as '1	,							
bit 4	CP: Code	e Protectio	on bit – Use	er Progra	m Memory						
	1 = Coo	le protectio	on off								
h it 0		le protectio	on on Times Track	-l:-							
DIT 3		vatchdog	Ilmer Ena	DIE DIT							
	1 = WD 0 = WD	T disabled	ł								
bit 2-0	FOSC<2	:0>: Oscill	ator Selec	tion bits							
	000 = LF	oscillator	and autor	natic 18 i	ns DRT (D	RTEN fus	e ignored	d)			
	001 = X7	oscillator	and autor	natic 18	ms DRT (D	RTEN fus	e ignored	(b			
	010 = HS	S oscillator	r and autor	natic 18	ms DRT (D	RTEN fue	se ignore	d) start un ti			
	100 = IN	TRC with I	I/O functio	n on OS	C2/CLKOU	T and 10	us start-u	p time ^{(2,3})		
	101 = IN	TRC with	CLKOUT f	unction o	on OSC2/C	LKOUT a	nd 10 us	start-up ti	ime ^(2,3)		
	110 = EX	(TRC with	I/O functio	on on OS	C2/CLKOL	JT and 10	us start-	up time ^{(2,}	3) 4:		
	111 = E		CLKUUI	iunction	on 0502/0	LKUUT	and TU US	start-up	ume(=,•)		
Note 1:	Refer to Configu	the " <i>PIC1</i> ration Wor	6F570 Mei d.	mory Pro	gramming	Specificat	ion" (DS4	1670), to	determine	e how to a	ccess the
2:	DRT ler applicati	ngth and s ion design	start-up tim er to ensu	ne are fu re the us	nctions of e of either	the Clock will result	mode s	election. table ope	It is the re ration. Re	esponsibil fer to <mark>Sec</mark>	ity of the tion 15.0

"Electrical Characteristics" for VDD rise time and stability requirements for this mode of operation.

3: The optional DRTEN fuse can be used to extend the start-up time to 18 ms.

8.3 Oscillator Configurations

8.3.1 OSCILLATOR TYPES

The PIC16F570 device can be operated in up to six different oscillator modes. The user can program up to three Configuration bits (FOSC<2:0>). To select one of these modes:

- LP: Low-Power Crystal
- XT: Crystal/Resonator
- HS: High-Speed Crystal/Resonator
- INTRC: Internal 4/8 MHz Oscillator
- · EXTRC: External Resistor/Capacitor
- EC: External High-Speed Clock Input

8.3.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In HS, XT or LP modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 8-1). The PIC16F570 oscillator designs require the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS, XT or LP modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 8-2). In this mode, the output drive levels on the OSC2 pin are very weak. If the part is used in this fashion, then this pin should be left open and unloaded. Also when using this mode, the external clock should observe the frequency limits for the Clock mode chosen (HS, XT or LP).

- Note 1: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.
 - 2: The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the Oscillator mode may be required.

FIGURE 8-1:

CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



FIGURE 8-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT, LP OR EC OSC CONFIGURATION)



TABLE 8-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Osc. Type	Resonator Freq.	Cap. Range C1	Cap. Range C2		
XT	4.0 MHz	30 pF	30 pF		
HS	16 MHz	10-47 pF	10-47 pF		

Note 1: These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR⁽²⁾

Osc.	Resonator	Cap. Range	Cap. Range
Type	Freq.	C1	C2
LP	32 kHz ⁽¹⁾	15 pF	15 pF
ХТ	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	20 MHz	15-47 pF	15-47 pF

- Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.
 - 2: These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

8.3.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 8-3:

EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 8-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-4:

EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



8.3.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit-to-unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 8-5 shows how the R/C combination is connected to the PIC16F570 device. For REXT values below 3.0 k Ω , the oscillator operation may become unstable or stop completely. For very high REXT values (e.g., 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping REXT between 5.0 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no external capacitance or with values below 20 pF, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

FIGURE 8-5: EXTERNAL RC OSCILLATOR MODE



8.3.5 INTERNAL 4/8 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4/8 MHz (nominal) system clock at VDD = 5V and 25°C, (see **Section 15.0 "Electrical Characteristics"** for information on variation overvoltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always non-code protected, regardless of the code-protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL register or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Erasing the device will also erase the preprogrammed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later.

For the PIC16F570 device, only bits <7:1> of OSCCAL are used for calibration. See Register 4-3 for more information.

Note: The bit 0 of the OSCCAL register is unimplemented and should be written as '0' when modifying OSCCAL for compatibility with future devices.

8.4 Reset

The device differentiates between various kinds of Reset:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Time-out Reset during normal operation
- WDT Time-out Reset during Sleep
- · Wake-up from Sleep on pin change

Some registers are not reset in any way, they are unknown on POR/BOR and unchanged in any other Reset. Most other registers are reset to "Reset state" on Power-on Reset (POR)/Brown-out Reset (BOR), MCLR, WDT or Wake-up on pin change Reset during normal operation. They are not affected by a WDT Reset during Sleep or MCLR Reset during Sleep, since these Resets are viewed as resumption of normal operation. The exceptions to this are the TO and PD bits. They are set or cleared differently in different Reset situations. These bits are used in software to determine the nature of Reset. See Table 4-1 for a full description of Reset states of all registers.

TABLE 8-3: RESET CONDITION FOR SPECIAL REGISTERS

	STATUS Addr: 03h
Power-on Reset (POR) or Brown-out Reset (BOR)	0001 1xxx
MCLR Reset during normal operation	000u uuuu
MCLR Reset during Sleep	0001 Ouuu
WDT Reset during Sleep	0000 Ouuu
WDT Reset normal operation	0000 uuuu
Wake-up from Sleep on pin change	1001 Ouuu
Wake-up from Sleep on comparator change	0101 Ouuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

8.4.1 MCLR ENABLE

This Master Clear ($\overline{\text{MCLR}}$) feature and its associated pull-up are always enabled on this device. The pin is assigned to be an input-only pin function.



8.5 Power-on Reset (POR)

The PIC16F570 device incorporates an on-chip Poweron Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, an internal weak pull-up resistor is implemented using a transistor (refer to Table 15-11 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Section 15.0 "Electrical Characteristics" for details.

When the device starts normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 8-7.

The Power-on Reset circuit and the Device Reset Timer (see Section 8.6 "Device Reset Timer (DRT)") circuit are closely related. On Power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, it will reset the Reset latch and thus end the on-chip Reset signal.

A Power-up example where MCLR is held low is shown in Figure 8-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of Reset TDRT ms after MCLR goes high.

In Figure 8-9, the on-chip Power-on Reset feature is being used (MCLR is tied to VDD or pulled high by its internal pull-up). The VDD is stable before the start-up timer times out and there is no problem in getting a proper Reset. However, Figure 8-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 8-9).

Note:	When the device starts normal operation (exit the Reset condition), device operat-							
	ing parameters (voltage, frequency, tom							
	ing parameters (voltage, inequency, tem-							
	perature, etc.) must be met to ensure							
	operation. If these conditions are not met,							
	the device must be held in Reset until the							
	operating conditions are met.							

For additional information, refer to Application Notes AN522, *"Power-Up Considerations"* (DS00522) and AN607, *"Power-up Trouble Shooting"* (DS00607).







FIGURE 8-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





8.6 Device Reset Timer (DRT)

On the PIC16F570 device, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 8-4).

The DRT operates on an internal RC oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a Reset condition after \overline{MCLR} has reached a logic high (VIH \overline{MCLR}) level. Using an external RC network connected to the \overline{MCLR} input is not required in most cases. This allows savings in cost-sensitive and/or space restricted applications, as well as allowing the use of that pin as a general purpose input.

The Device Reset Time delays will vary from chip-tochip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out from Sleep. This is particularly important for applications using the WDT to wake from Sleep mode automatically.

Reset sources are POR, MCLR, WDT time-out and wake-up on pin or comparator change. See Section 8.10.2 "Wake-up from Sleep", Notes 1, 2 and 3.

8.7 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the external RC oscillator of the OSC1/CLKIN pin and the internal 4/8 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset, generates a device Reset.

The $\overline{\text{TO}}$ bit of the STATUS register will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 8.1 "Configuration Bits"**). Refer to the PIC16F570 Programming Specifications to determine how to access the Configuration Word.

TABLE 8-4:TYPICAL DRT PERIODS

Oscillator Configuration	POR Reset	Subsequent Resets		
HS, XT, LP	18 ms	18 ms		
EC	10 us	10 μs		
INTOSC, EXTRC	10 us	10 μs		

8.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst-case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

8.7.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.





TABLE 8-5: REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
OPTION	RBWU	RBPU	TOCS	T0SE	PSA	PS2	PS1	PS0	18

Legend: Shaded boxes = Not used by Watchdog Timer.

8.8 Time-out Seq<u>uen</u>ce (TO) and Power-down (PD) Reset Status

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be tested to determine if a Reset condition has been caused by a Power-up condition, a MCLR or Watchdog Timer (WDT) Reset.

TABLE 8-6:TO/PD STATUS AFTER

то	PD	Reset Caused By
0	0	WDT wake-up from Sleep
0	u	WDT time-out (not from Sleep)
1	0	MCLR wake-up from Sleep
1	1	Power-up or Brown-out Reset
u	u	MCLR not during Sleep

Legend: u = unchanged

Note 1: The TO and PD bits maintain their status (u) until a Reset occurs. A low pulse on the MCLR input does not change the TO and PD Status bits.

8.9 Brown-out Reset (BOR)

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out. The Brown-out Reset feature is enabled by the BOREN Configuration bit.

If VDD falls below VBOR for greater than parameter (TBOR) (see Figure 8-12), the brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not insured to occur if VDD falls below VBOR for less than parameter (TBOR).

Please see Section 15.0 "Electrical Characteristics" for the VBOR specification and other parameters shown in Figure 8-12.

On any Reset (Power-on, Brown-out Reset, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 8-12). If enabled, the Device Reset Timer will now be invoked, and will keep the chip in Reset an additional 18 ms.

Note:	The Device Reset Timer is enabled by the							
	DRTEN bi	t in	the	Configuration	Word			
	register.							

If VDD drops below VBOR while the Device Reset Timer is running, the chip will go back into a Brown-out Reset and the Device Reset Timer will be re-initialized. Once VDD rises above VBOR, the Device Reset Timer will execute a 18 ms Reset.



FIGURE 8-12: BROWN-OUT RESET TIMING AND CHARACTERISTICS





8.10 Power-down Mode (Sleep)

A device may be powered down (Sleep) and later Powered-up (wake-up from Sleep).

8.10.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit of the STATUS register is set, the PD bit of the STATUS register is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or high-impedance).

Note: A Reset generated by a WDT time-out does not drive the MCLR pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or VSS and the MCLR/VPP pin must be at a logic high level if MCLR is enabled.

8.10.2 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. An external Reset input on MCLR/VPP pin.
- 2. A Watchdog Timer Time-out Reset (if WDT was enabled).
- 3. From an interrupt source, see **Section 8.11** "Interrupts" for more information.

On waking from Sleep, the processor will continue to execute the instruction immediately following the SLEEP instruction. If the WUR bit is also set, upon waking from Sleep, the device will reset. If the GIE bit is also set, upon waking from Sleep, the processor will branch to the interrupt vector. Please see Section 8.11 "Interrupts" for more information.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of the device Reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred and subsequently caused a wake-up. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked.

CAUTION: Right before entering Sleep, read the input pins. When in Sleep, wake-up occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before re-entering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode.

The WDT is cleared when the device wakes from Sleep, regardless of the wake-up source.

CAUTION: Right before entering Sleep, read the comparator Configuration register(s) CM1CON0 and CM2CON0. When in Sleep, wake-up occurs when the comparator output bit C1OUT and C2OUT change from the state they were in at the last reading. If a wake-up on comparator change occurs and the pins are not read before re-entering Sleep, a wake-up will occur immediately, even if no pins change while in Sleep mode.

8.11 Interrupts

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

These following interrupt sources are available on the PIC16F570 device:

- Timer0 Overflow
- ADC Completion
- Comparator Output Change
- Interrupt-on-change pin

Refer to the corresponding chapters for details.

8.11.1 OPERATION

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON0 register
- Interrupt Enable bit(s) for the specific interrupt event(s)

The enable bits for specific interrupts can be found in the INTCON1 register. An interrupt is recorded for a specific interrupt via flag bits found in the INTCON0 register.

The ADC Conversion flag and the Timer0 Overflow flags will be set regardless of the status of the GIE and individual interrupt enable bits.

The Comparator and Interrupt-on-change flags must be enabled for use. One or both of the comparator outputs can be enabled to affect the interrupt flag by setting the C1WU bit in the CM1CON0 register and the C2WU bit in the CM2CON0 register. The Interrupt-onchange flag is enabled by setting the RBWU bit in the OPTION register.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current pre-fetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Several registers are automatically switched to a secondary set of registers to store critical data. (See Section 8.12 "Automatic Context Switching")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

8.12 Automatic Context Switching

While the device is executing from the ISR, a secondary set of W, STATUS, FSR and BSR registers are used by the CPU. These registers are still addressed at the same location, but hold persistent, independent values for use inside the ISR. This allows the contents of the primary set of registers to be unaffected by interrupts in the main line execution. The contents of the secondary set of context registers are visible in the SFR map as the IW, ISTATUS, IFSR and IBSR registers. When executing code from within the ISR, these registers will read back the main line context, and vice versa.

The RETFIE instruction exits the ISR by popping the previous address from the stack, switching back to the original set of critical registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- **Note 1:** Individual interrupt flag bits may be set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.
 - **3:** All interrupts should be disabled prior to executing writes or row erases in the self-writable flash data memory.

8.13 Interrupts during Sleep

Any of the interrupt sources can be used to wake from Sleep. To wake from Sleep, the peripheral must be operating without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 8.10 "Power-down Mode (Sleep)" for more details.

TABLE 8-7: INTERRUPT PRIORITIES

	In Sleep	GIE	WUR
Vector or Wake-up and Vector	Х	1	0
Wake-up Reset	1	Х	1
Wake-up Inline	1	0	0
Watchdog Wake-up Inline	1	Х	0
Watchdog Wake-up Reset	1	Х	1

Register Definitions — Interrupt Control 8.14

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
ADIF	CWIF	T0IF	RBIF	_	_	_	GIE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 7	ADIF: A/D Co	nverter Interru	pt Flag bit				
	1 = A/D conv	version comple	te (must be cl	leared by softw	vare)		
	0 = A/D conv	version has not	t completed or	has not been	started		
bit 6	CWIF: Compa	arator 1 or 2 Int	terrupt Flag bi	t			
	1 = Compara	ator interrupt-o	n-change has	occurred ⁽¹⁾			
	0 = No chan	ge in Compara	ator 1 or 2 outp	out			
bit 5	T0IF: Timer0	Overflow Interr	upt Flag bit				
	1 = TMR0 re	gister has ove	rflowed (must	be cleared by	software)		
	0 = TMR0 re	egister did not o	overflow				
bit 4	RBIF: PORTE	3 Interrupt-on-c	hange Flag bi	it			
	1 = Wake-up	o or interrupt ha	as occurred (c	leared in softw	/are) ⁽²⁾		
	0 = Wake-up	o or interrupt ha	as not occurre	d			
bit 3-1	Unimplement	ted: Read as '	0'				
bit 0	GIE: Global Ir	nterrupt Enable	bit				
	1 – Intorrupt	sots PC to ad	droop 0x004 ()	Vector to ISD)			

REGISTER 8-2: INTCON0 REGISTER

- 1 = Interrupt sets PC to address 0x004 (Vector to ISR)
- 0 = Interrupt causes wake-up and inline code execution
- Note 1: This bit only functions when the C1WU or C2WU bits are set (see Register 10-1 and Register 10-2).
 2: The RBWU bit of the OPTION register must be set to enable this function (see Register 4-2).

ILEGIO I EILO	-0. INTOO						
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
ADIE	CWIE	T0IE	RBIE	—	—	—	WUR
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 7	ADIE: A/D Co	onverter (ADC)	Interrupt Enal	ble bit			
	1 = Enables	the ADC inter	rupt				
	0 = Disables	the ADC inter	rupt				
bit 6	CWIE: Compa	arator 1 and 2	Interrupt Enab	ole bit			
	1 = Enables	the Comparate	or 1 and 2 Inte	errupt			
	0 = Disables	the Comparat	or 1 and 2 Inte	errupt			
bit 5	TOIE: Timer0	Overflow Inter	rupt Enable bi	t			
	1 = Enables	the Timer0 inte	errupt				
	0 = Disables	the Timer0 inf	errupt				
bit 4	RBIE: PORTE	3 on Pin Chang	ge Interrupt Er	nable bit			
	1 = Interrupt	-on-change pir	n enabled				
	0 = Interrupt	-on-change pir	n disabled				
bit 3-1	Unimplemen	ted: Read as '	0'				
bit 0	WUR: Wake-u	up Reset Enab	le bit				
	1 = Interrupt	source cause	s device Rese	t on wake-up			
	0 = Interrupt	source wakes	up device fro	m Sleep (Vect	or to ISR or inlin	ne execution)	

REGISTER 8-3: INTCON1 REGISTER

8.15 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

The first 64 locations and the last location (OSCCAL) can be read, regardless of the code protection bit setting.

8.16 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify.

Use only the lower four bits of the ID locations and always program the upper eight bits as '0's.

8.17 In-Circuit Serial Programming™

The PIC16F570 microcontroller can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The devices are placed into a Program/Verify mode by holding the ICSPCLK and ICSPDAT pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). ICSPCLK becomes the programming clock and ICSPDAT becomes the programming data. Both ICSPCLK and ICSPDAT are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16F570 Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 8-14.

FIGURE 8-14:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



9.0 ANALOG-TO-DIGITAL (A/D) CONVERTER

The A/D Converter allows conversion of an analog signal into an 8-bit digital signal.

9.1 Clock Divisors

The ADC has four clock source settings ADCS<1:0>. There are three divisor values 16, 8 and 4. The fourth setting is INTOSC with a divisor of four. These settings will allow a proper conversion when using an external oscillator at speeds from 20 MHz to 350 kHz. Using an external oscillator at a frequency below 350 kHz requires the ADC oscillator setting to be INTOSC/4 (ADCS<1:0> = 11) for valid ADC results.

The ADC requires 13 TAD periods to complete a conversion. The divisor values do not affect the number of TAD periods required to perform a conversion. The divisor values determine the length of the TAD period.

When the ADCS<1:0> bits are changed while an ADC conversion is in process, the new ADC clock source will not be selected until the next conversion is started. This clock source selection will be lost when the device enters Sleep.

Note: The ADC clock is derived from the instruction clock. The ADCS divisors are then applied to create the ADC clock

9.1.1 VOLTAGE REFERENCE

There is no external voltage reference for the ADC. The ADC reference voltage will always be VDD.

9.1.2 ANALOG MODE SELECTION

The ANS<7:0> bits are used to configure pins for analog input. Upon any Reset, ANS<7:0> defaults to FF. This configures the affected pins as analog inputs. Pins configured as analog inputs are not available for digital output. Users should not change the ANS bits while a conversion is in process. ANS bits are active regardless of the condition of ADON.

9.1.3 ADC CHANNEL SELECTION

The CHS bits are used to select the analog channel to be sampled by the ADC. The CHS<3:0> bits can be changed at any time without adversely effecting a conversion. To acquire an external analog signal, the CHS<3:0> selection must match one of the pin(s) selected by the ANS<7:0> bits. When the ADC is on (ADON = 1) and a channel is selected that is also being used by the comparator, then both the comparator and the ADC will see the analog voltage on the pin. **Note:** It is the user's responsibility to ensure that the use of the ADC and op amp simultaneously on the same pin does not adversely affect the signal being monitored or adversely effect device operation.

When the CHS<3:0> bits are changed during an ADC conversion, the new channel will not be selected until the current conversion is completed. This allows the current conversion to complete with valid results. All channel selection information will be lost when the device enters Sleep.

9.1.4 THE GO/DONE BIT

The GO/DONE bit is used to determine the status of a conversion, to start a conversion and to manually halt a conversion in process. Setting the GO/DONE bit starts a conversion. When the conversion is complete, the ADC module clears the GO/DONE bit and sets the ADIF bit in the INTCON0 register.

A conversion can be terminated by manually clearing the GO/DONE bit while a conversion is in process. Manual termination of a conversion may result in a partially converted result in ADRES.

The GO/DONE bit is cleared when the device enters Sleep, stopping the current conversion. The ADC does not have a dedicated oscillator, it runs off of the instruction clock. Therefore, no conversion can occur in Sleep.

The GO/DONE bit cannot be set when ADON is clear.

9.1.5 A/D ACQUISITION REQUIREMENTS

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 9-1. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 9-1. The maximum recommended impedance for analog sources is 10 k Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 9-1 may be used. This equation assumes that 1/2 LSb error is used (256 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 9-1: ACQUISITION TIME EXAMPLE

Assumptions:		
	Temperature	= 50°C and external impedance of 10 k Ω 5.0V VDD
	Tacq	Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
		$= T_{AMP} + T_C + T_{COFF}$
		= $2 \mu s + TC + [(Temperature - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
Solving for Tc:		
	Tc	= CHOLD (RIC + RSS + RS) In(1/512)
		$= -25pF (l k\Omega + 7 k\Omega + 10 k\Omega) In(0.00196)$
		= 2.81 μs
Therefore:		
	Tacq	$= 2 \mu s + 2.81 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
		$= 6.06 \ \mu s$

Note 1: The charge holding capacitor (CHOLD) is not discharged after each conversion.
2: The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.

FIGURE 9-1: ANALOG INPUT MODULE



9.1.6 ANALOG CONVERSION RESULT REGISTER

The ADRES register contains the results of the last conversion. These results are present during the sampling period of the next analog conversion process. After the sampling period is over, ADRES is cleared (= 0). A 'leading one' is then right shifted into the ADRES to serve as an internal conversion complete bit. As each bit weight, starting with the MSB, is converted, the leading one is shifted right and the converted bit is stuffed into ADRES. After a total of nine

right shifts of the 'leading one' have taken place, the conversion is complete; the 'leading one' has been shifted out and the GO/DONE bit is cleared.

If the GO/DONE bit is cleared in software during a conversion, the conversion stops and the ADIF bit will not be set to a '1'. The data in ADRES is the partial conversion result. This data is valid for the bit weights that have been converted. The position of the 'leading one' determines the number of bits that have been converted. The bits that were not converted before the GO/DONE was cleared are unrecoverable.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
ADCS1	ADCS0	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7	bit 7						bit 0
r							
Legend:							
R = Readal	ble bit	W = Writable k	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 7-6	ADCS<1:0>:, 00 = Fosc/16 01 = Fosc/8 10 = Fosc/4 11 = INTOSC	ADC Conversion	n Clock Select	bits			
bit 5-2	CHS<3:0>: Al 0000 = Chanr 0001 = Chanr 0010 = Chanr 0011 = Chanr 0100 = Chanr 0101 = Chanr 0110 = Chanr 0111 = Chanr 1xxx = Reser 1111 = 0.6V F	DC Channel Sel nel 0 (AN0) nel 1 (AN1) nel 2 (AN2) nel 3 (AN3) nel 4 (AN4) nel 5 (AN5) nel 6 (AN6) nel 6 (AN6) nel 7 (AN7) ved Fixed Input Refe	ect bits ⁽¹⁾ rence (VFIR)				
bit 1	GO/DONE: AI 1 = ADC con cleared 0 = ADC con terminat	DC Conversion nversion in prog by hardware wh nversion comple tes the current c	Status bit ⁽²⁾ ress. Setting t en the ADC is ted/not in prog onversion.	his bit starts an done convertin gress. Manually	ADC conversior g. clearing this bit v	n cycle. This bit is while a conversio	s automatically on is in process
bit 0	Dit 0 ADON: ADC Enable bit 1 = ADC module is operating 0 = ADC module is shut-off and consumes no power						
Note 1: 2:	CHS<3:0> bits defa If the ADON bit is c	ault to 1 after an lear, the GO/DC	y Reset. NE bit cannot	be set.			

REGISTER 9-1: ADCON0: A/D CONTROL REGISTER

REGISTER 9-2: ADRES: A/D CONVERSION RESULTS REGISTER

'1' = Bit is set

r							
R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2	ADRES1	ADRES0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	

'0' = Bit is cleared

bit 7-0 ADRES<7:0>: ADC Result Register bits

EXAMPLE 9-1: PERFORMING AN ANALOG-TO-DIGITAL CONVERSION

-n = Value at POR

;Sample	code operates o	ut of BANK0
	MOVLW 0xF1 MOVWF ADCON0	;configure A/D
	BSF ADCON0, 1	;start conversion
loop0	BTFSC ADCON0,	1;wait for 'DONE'
	GOTO loop0	
	MOVF ADRES, W	;read result
	MOVWF result0	;save result
	BSF ADCON0, 2	;setup for read of ;channel 1
	BSF ADCON0, 1	;start conversion
loop1	BTFSC ADCON0,	1;wait for 'DONE'
	GOTO loop1	
	MOVF ADRES, W	;read result
	MOVWF result1	;save result
	BSF ADCON0, 3	;setup for read of
	BCF ADCON0, 2	;channel 2
	BSF ADCON0, 1	;start conversion
loop2	BTFSC ADCON0,	1;wait for `DONE'
	GOTO loop2	
	MOVF ADRES, $\ensuremath{\mathbb{W}}$;read result
	MOVWF result2	;save result

EXAMPLE 9-2: CHANNEL SELECTION CHANGE DURING CONVERSION

x = Bit is unknown

	MOVLW 0xF1 MOVWF ADCON0	;configure A/D
	BSF ADCON0, 1	;start conversion
	BSF ADCON0, 2	;setup for read of
		;channel 1
loopO	BTFSC ADCON0, 1	;wait for `DONE'
	GOTO loop0	
	MOVF ADRES, W	;read result
	MOVWF result0	;save result
	BSE ADCONO 1	.start conversion
	DSF ADCONO, 1	, start conversion
	BSF ADCONO, S	, secup for read of
10001	BUF ADCONO, 2 BUFSC ADCONO 1	wait for DONE!
TOODT	GOTO loop1	, walt for bond
	MOVE ADRES. W	read result
	MOVWF result1	;save result
	BSF ADCON0, 1	;start conversion
loop2	BTFSC ADCON0, 1	;wait for `DONE'
	GOTO loop2	
	MOVF ADRES, W	;read result
	MOVWF result2	;save result
	CLRF ADCON0	;optional: returns
	;pins to Digita	l mode and turns off
	;the ADC module	

9.1.7 SLEEP

This ADC does not have a dedicated ADC clock, and therefore, no conversion in Sleep is possible. If a conversion is underway and a Sleep command is executed, the GO/DONE and ADON bit will be cleared. This will stop any conversion in process and powerdown the ADC module to conserve power. Due to the nature of the conversion process, the ADRES may contain a partial conversion. At least one bit must have been converted prior to Sleep to have partial conversion data in ADRES. The ADCS and CHS bits are reset to their default condition; ANS<7:0> = 1s and CHS<3:0> = 1s.

- For accurate conversions, TAD must meet the following:
- + 500 ns < TAD < 50 μs
- TAD = 1/(FOSC/divisor)

Shaded areas indicate TAD out of range for accurate conversions. If analog input is desired at these frequencies, use INTOSC/8 for the ADC clock source.

Source	ADCS <1:0>	Divisor	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz	500 kHz	350 kHz	200 kHz	100 kHz	32 kHz
INTOSC	11	4	_	_	.5 μs	1 μs	_	_	_	_	_	_
FOSC	10	4	.2 μs	.25 μs	.5 μs	1 μs	4 μs	8 μs	11 μs	20 μs	40 μs	125 μs
FOSC	01	8	.4 μs	.5 μs	1 μs	2 μs	8 μs	16 μs	23 μs	40 μs	80 μs	250 μs
FOSC	00	16	.8 μs	1 μs	2 μs	4 μs	16 μs	32 μs	46 μs	80 μs	160 μs	500 μs

TABLE 9-1: TAD FOR ADCS SETTINGS WITH VARIOUS OSCILLATORS

TABLE 9-2: EFFECTS OF SLEEP ON ADCON0

	ANS<7:0>	ADCS1	ADCS0	CHS<3:0>	GO/DONE	ADON
Entering Sleep	Unchanged	1	1	1	0	0
Wake or Reset	1	1	1	1	0	0

10.0 COMPARATOR(S)

This device contains two comparators and a comparator voltage reference.





10.1 Comparator Operation

A single comparator is shown in Figure 10-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. The shaded area of the output of the comparator in Figure 10-2 represent the uncertainty due to input offsets and response time. See Table 15-2 for Common Mode Voltage.

FIGURE 10-2: SINGLE COMPARATOR



10.2 Comparator Reference

An internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 10-2). Please see Section 11.0 "Comparator Voltage Reference Module" for internal reference specifications.

10.3 Comparator Response Time

Response time is the minimum time after selecting a new reference voltage or input source before the comparator output is to have a valid level. If the comparator inputs are changed, a delay must be used to allow the comparator to settle to its new state. Please see Table 15-2 for comparator response time specifications.

10.4 Comparator Output

The comparator output is read through the CxOUT bit in the CM1CON0 or CM2CON0 register. This bit is read-only. The comparator output may also be used externally, see **Section 10.1 "Comparator Operation**".

Note: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

10.5 Comparator Wake-up Flag

The Comparator Wake-up Flag bit, CWIF, in the INTCON0 register, is set whenever all of the following conditions are met:

- <u>C1WU</u> = 0 (CM1CON0<0>) or C2WU = 0 (CM2CON0<0>)
- CM1CON0 or CM2CON0 has been read to latch the last known state of the C1OUT and C2OUT bit (MOVF CM1CON0, W)
- · The output of a comparator has changed state

The wake-up flag may be cleared in software or by another device Reset.

10.6 Comparator Operation During Sleep

When the comparator is enabled it is active. To minimize power consumption while in Sleep mode, turn off the comparator before entering Sleep.

10.7 Effects of Reset

A Power-on Reset (POR) forces the CMxCON0 register to its Reset state. This forces the Comparator input pins to analog Reset mode. Device current is minimized when analog inputs are present at Reset time.

10.8 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 10-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.





10.9 Register Definitions — Comparator Control

R-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
C10UT	C10UTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU
bit 7	·						bit 0
l egend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	mented bit. rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 7	C1OUT: Com 1 = VIN+ > VII 0 = VIN+ < VII	parator Output N-	bit				
bit 6	C10UTEN: C 1 = Output of 0 = Output of	comparator Out comparator is comparator is	put Enable bit NOT placed o placed in the o	(1) In the C1OUT C1OUT pin	pin		
bit 5	C1POL: Com 1 = Output of 0 = Output of	C1POL: Comparator Output Polarity bit 1 = Output of comparator is not inverted 0 = Output of comparator is inverted					
bit 4	C1T0CS : Cor 1 = TMR0 clo 0 = Comparat	nparator TMR(ck source sele tor output used) Clock Source cted by T0CS as TMR0 clo	e bit control bit ck source			
bit 3	C1ON: Comp 1 = Comparat 0 = Comparat	arator Enable tor is on tor is off	bit				
bit 2	C1NREF: Col 1 = C1IN- pin 0 = 0.6V Fixe	mparator Nega d Input Refere	tive Reference nce (VFIR)	e Select bit ⁽²⁾			
bit 1	C1PREF: Con 1 = C1IN+ pir 0 = C1IN- pin	mparator Positi n	ve Reference	Select bit ⁽²⁾			
bit 0	C1WU : Comp 1 = Wake-up 0 = Wake-up	oarator Wake-u On Comparato On Comparato	p On Change r Change is d r Change is e	Enable bit ⁽³⁾ isabled nabled			
Note 1:	Overrides TRIS of	control of the p	ort.				
2:	When this bit sele	ects an I/O pin	and the comp	arator is turne	d on, this featu	ire will override	the TRIS and

REGISTER 10-1: CM1CON0: COMPARATOR C1 CONTROL REGISTER

- 2: When this bit selects an I/O pin and the comparator is turned on, this feature will override the TRIS and ANSEL settings to make the respective pin an analog input. The value in the ANSEL register, however, is not over-written. When the comparator is turned off, the respective pin will revert back to the original TRIS and ANSEL settings.
- **3:** The C1WU bit must be set to enable the CWIF function. See the INTCON0 register (Register 8-2) for more information.

REGISTER 10-2: CM2CON0: COMPARATOR C2 CONTROL REGISTER

R-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
C2OUT	C2OUTEN	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	C2WU
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	C2OUT: Comparator Output bit 1 = VIN+ > VIN- 0 = VIN+ < VIN-
bit 6	C2OUTEN: Comparator Output Enable bit ⁽¹⁾
	 1 = Output of comparator is NOT placed on the C2OUT pin 0 = Output of comparator is placed in the C2OUT pin
bit 5	C2POL: Comparator Output Polarity bit
	1 = Output of comparator not inverted0 = Output of comparator inverted
bit 4	C2PREF2: Comparator Positive Reference Select bit
	1 = C1IN+ pin 0 = C2IN- pin
bit 3	C2ON: Comparator Enable bit
	1 = Comparator is on0 = Comparator is off
bit 2	C2NREF: Comparator Negative Reference Select bit ⁽²⁾
	1 = C2IN- pin 0 = CVREF
bit 1	C2PREF1: Comparator Positive Reference Select bit ⁽²⁾
	1 = C2IN+ pin
	0 = C2PREF2 controls analog input selection
bit 0	C2WU: Comparator Wake-up on Change Enable bit ⁽⁹⁾
	μ = Wake-up on Comparator change is disabled 0 = Wake-up on Comparator change is enabled.

- Note 1: Overrides TRIS control of the port.
 - 2: When this bit selects an I/O pin and the comparator is turned on, this feature will override the TRIS and ANSEL settings to make the respective pin an analog input. The value in the ANSEL register, however, is not over-written. When the comparator is turned off, the respective pin will revert back to the original TRIS and ANSEL settings.
 - **3:** The C2WU bit must be set to enable the CWIF function. See the INTCON0 register (Register 8-2) for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	17	
CM1CON0	C1OUT	C10UTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU	62	
CM2CON0	C2OUT	C2OUTEN	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	C2WU	63	
TRIS	I/O Contro	I/O Control Register (TRISA, TRISB, TRISC)								

TABLE 10-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: x = Unknown, u = Unchanged, – = Unimplemented, read as '0', q = Depends on condition.

11.0 COMPARATOR VOLTAGE REFERENCE MODULE

The Comparator Voltage Reference module also allows the selection of an internally generated voltage reference for one of the C2 comparator inputs. The VRCON register (Register 11-1) controls the voltage reference module shown in Figure 11-1.

11.1 Configuring the Voltage Reference

The voltage reference can output 32 voltage levels; 16 in a high range and 16 in a low range.

Equation 11-1 determines the output voltages:

EQUATION 11-1:

VRR = 1 (low range): $CV_{REF} = (VR < 3:0 > /24) \times VDD$ VRR = 0 (high range): $CV_{REF} = (VDD/4) + (VR < 3:0 > x VDD/32)$

11.2 Voltage Reference Accuracy

The full range of VSS to VDD cannot be realized due to construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 11-1) keep CVREF from approaching VSS or VDD. The exception is when the module is disabled by clearing the VREN bit of the VRCON register. When disabled, the reference voltage is VSS when VR<3:0> is '0000' and the VRR bit of the VRCON register is set. This allows the comparator to detect a zero-crossing and not consume the CVREF module current.

The voltage reference is VDD derived and, therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the comparator voltage reference can be found in Section 15.0 "Electrical Characteristics".

REGISTER 11-1: VRCON: VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
VREN	VROE1	VROE2	VRR	VR3	VR2	VR1	VR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	VREN: CVREF Enable bit
	 1 = CVREF is powered on 0 = CVREF is powered down, no current is drawn
bit 6	VROE1: CVREF1 Output Enable bit ⁽¹⁾ 1 = CVREF1 output is enabled 0 = CVREF1 output is disabled
bit 5	VROE2: CVREF2 Output Enable bit ⁽¹⁾ 1 = CVREF2 output is enabled 0 = CVREF2 output is disabled
bit 4	VRR: CVREF Range Selection bit 1 = Low range 0 = High range
bit 3-0	VR<3:0> CVREF Value Selection bits When VRR = 1: CVREF= (VR<3:0>/24)*VDD When VRR = 0: CVREF= VDD/4+(VR<3:0>/32)*VDD
Note 1:	When this bit is set the TRIS for the CVREEX pin is overridden and the analog volt

Note 1: When this bit is set, the TRIS for the CVREFX pin is overridden and the analog voltage is placed on the CVREFX pin.

FIGURE 11-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



TABLE 11-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
VRCON	VREN	VROE1	VROE2	VRR	VR3	VR2	VR1	VR0	64
CM2CON0	C2OUT	C2OUTEN	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	C2WU	63

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition.

12.0 OPERATIONAL AMPLIFIER (OPA) MODULE

The OPA module has the following features:

- Two independent Operational Amplifiers
- · External connections to all ports
- 3 MHz Gain Bandwidth Product (GBWP)

12.1 OPACON Register

The OPA module is enabled by setting the OPAxON bit of the OPACON register.

Note: When OPA1 or OPA2 is enabled, the OP1 pin or OP2 pin, respectively, is driven by the op amp output, not by the port driver. Refer to Table 15-13 for the electrical specifications for the op amp output drive capability.





REGISTER 12-1: OPACON: OP AMP CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—		OPA2ON	OPA10N
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	OPA2ON: Op Amp Enable bit
	1 = Op amp 2 is enabled0 = Op amp 2 is disabled
bit 0	OPA1ON: Op Amp Enable bit
	1 = Op amp 1 is enabled
	0 = Op amp 1 is disabled

12.2 Effects of a Reset

A device Reset forces all registers to their Reset state. This disables both op amps.

12.3 OPA Module Performance

Common AC and DC performance specifications for the OPA module:

- Common Mode Voltage Range
- Leakage Current
- Input Offset Voltage
- Open Loop Gain
- Gain Bandwidth Product (GBWP)

Common mode voltage range is the specified voltage range for the OP+ and OP- inputs, for which the OPA module will perform to within its specifications. The OPA module is designed to operate with input voltages between 0 and VDD-1.4V. Behavior for common mode voltages greater than VDD-1.4V, or below 0V, are beyond the normal operating range.

Leakage current is a measure of the small source or sink currents on the OP+ and OP- inputs. To minimize the effect of leakage currents, the effective impedances connected to the OP+ and OP- inputs should be kept as small as possible and equal.

Input offset voltage is a measure of the voltage difference between the OP+ and OP- inputs in a closed loop circuit with the OPA in its linear region. The offset voltage will appear as a DC offset in the output equal to the input offset voltage, multiplied by the gain of the circuit. The input offset voltage is also affected by the common mode voltage.

Open loop gain is the ratio of the output voltage to the differential input voltage, (OP+) - (OP-). The gain is greatest at DC and falls off with frequency.

Gain Bandwidth Product or GBWP is the frequency at which the open loop gain falls off to 0 dB.

12.4 Effects of Sleep

When enabled, the op amps continue to operate and consume current while the processor is in Sleep mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	30
OPACON	—	—	—	—	—	—	OPA2ON	OPA10N	67
TRIS	I/O Control Registers (TRISA, TRISB, TRISC)								—

TABLE 12-1: REGISTERS ASSOCIATED WITH THE OPA MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for the OPA module.

13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories.

- · Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 12-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x1F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top-of-Stack
PC	Program Counter
WDT	Watchdog Timer counter
TO	Time-out bit
PD	Power-down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
Æ	Assigned to
< >	Register bit field
Œ	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 13-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations										
11 6	5	4		0						
OPCODE d f (FILE #)										
d = 0 for destination W d = 1 for destination f f = 5-bit file register address										
Bit-oriented file registe	er op	perations	i							
<u>11 8</u>	7	54		0						
OPCODE	b (B	IT #)	f (FILE #)							
b = 3-bit bit addre: f = 5-bit file regist	ss er ad	ldress								
Literal and control ope	eratio	ons (exce	ept GOTO)							
11	8	7		0						
OPCODE		k	(literal)							
k = 8-bit immedia	te va	lue								
Literal and control operations - GOTO instruction										
<u>11 98 0</u>										
OPCODE k (literal)										
k = 9-bit immedia	te va	lue								

Mnemonic,		Description	Cycles	12-1	Bit Opc	ode	Status	Notoc
Opera	nds	Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f, d	Add W and f	1	0001	11df	ffff	C, DC, Z	1, 2, 4
ANDWF	f, d	AND W with f	1	0001	01df	ffff	Z	2, 4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW		Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2, 4
DECFSZ	f, d	Decrement f, Skip if 0	1 ⁽²⁾	0010	11df	ffff	None	2, 4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2, 4
INCFSZ	f, d	Increment f, Skip if 0	1 ⁽²⁾	0011	11df	ffff	None	2, 4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2, 4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2, 4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1, 4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2, 4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2, 4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C, DC, Z	1, 2, 4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2, 4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2, 4
		BIT-ORIENTED FILE REGISTE	R OPER/	ATIONS	1			
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2, 4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2, 4
BTFSC	f, b	Bit Test f, Skip if Clear	1 ⁽²⁾	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 ⁽²⁾	0111	bbbf	ffff	None	
		LITERAL AND CONTROL C	PERATI	ONS				
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call Subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR literal with W	1	1101	kkkk	kkkk	Z	
MOVLB	k	Move Literal to BSR Register	1	0000	0001	0kkk	None	
MOVLW	k	Move literal to W	1	1100	kkkk	kkkk	None	
OPTION	_	Load OPTION register	1	0000	0000	0010	None	
RETFIE	—	Return from Interrupt	2	0000	0001	1111	None	
RETLW	k	Return, place literal in W	2	1000	kkkk	kkkk	None	3
RETURN	—	Return, maintain W	2	0000	0001	1110	None	
SLEEP	—	Go into Standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	
XORLW	k	Exclusive OR literal to W	1	1111	kkkk	kkkk	Z	

TABLE 13-2: INSTRUCTION SET SUMMARY

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. See Section 4.6 "Program Counter".

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6, causes the contents of the W register to be written to the tri-state latches of PORTA. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$ \begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array} $
Operation:	$(W) + (f) \to (dest)$
Status Affected:	C, DC, Z
Description:	Add the contents of the W register and register 'f'. If 'd' is'0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W).AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of the W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDWF	AND W with f	57500	
Syntax:	[<i>label</i>] ANDWF f,d	BIFSC	Bit lest f, Skip if Clear
Operands:	$0 \le f \le 31$	Syntax:	[<i>label</i>] BTFSC f,b
•	d ∈ [0,1]	Operands:	$0 \le f \le 31$
Operation:	(W) .AND. (f) \rightarrow (dest)		$0 \le b \le 7$
Status Affected:	7	Operation:	skip if (f) = 0
Description: The AND the r If 'd' in re	The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register.	Status Affected:	None
		Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped.
	If 'd' is '1', the result is stored back in register 'f'.		If bit 'b' is '0', then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}); \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	The W register is cleared. Zero bit (Z) is set.

CALL	Subroutine Call
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 255$
Operation:	$(PC) + 1 \rightarrow Top-of-Stack;$ $k \rightarrow PC<7:0>;$ $(STATUS<6:5>) \rightarrow PC<10:9>;$ $0 \rightarrow PC<8>$
Status Affected:	None
Description:	Subroutine call. First, return address (PC + 1) is PUSHed onto the stack. The 8-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \text{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO}; \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits \overline{TO} and \overline{PD} are set.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \leq f \leq 31$
Operation:	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (\text{dest})$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f) - 1 \rightarrow (dest)$
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

INCF	Increment f
Syntax:	[<i>label</i>] INCF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[<i>label</i>] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow d; skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	If the result is '0', the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	If the result is '0', then the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 511$
Operation:	$k \rightarrow PC < 8:0>;$ STATUS < 6:5> $\rightarrow PC < 10:9>$
Status Affected:	None
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.
IORWF	Inclusive OR W with f
------------------	---
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$
Operation:	(W).OR. (f) \rightarrow (dest)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 31$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from the W register to register 'f'.

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register 'f' are moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' = 1 is useful as a test of a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[<i>label</i>] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLB	Move Literal to BSR
Syntax:	[<i>label</i>] MOVLB k
Operands:	$0 \le k \le 7$
Operation:	$k \rightarrow (BSR)$
Status Affected:	None
Description:	The 3-bit literal 'k' is loaded into the BSR register.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into the W register. The "don't cares" will assembled as '0's.

OPTION	Load OPTION Register	
Syntax:	[label] OPTION	
Operands:	None	
Operation:	$(W) \rightarrow OPTION$	
Status Affected:	None	
Description:	The content of the W register is loaded into the OPTION register.	

RETFIE	Return From Interrupt	
Syntax:	[label] RETFIE	
Operands:	None	
Operation:	$\begin{array}{l} TOS \to PC \\ 1 \to GIE \end{array}$	
Status Affected:	None	
Description:	The program counter is loaded from the top of the stack (the return address).	
	GIE bit of INTCON0 is set.	
	This is a two-cycle instruction.	

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$
Status Affected:	None
Description:	The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RETURN	Return
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	The program counter is loaded from the top of the stack (the return address). This is a two- cycle instruction.

RLF	Rotate Left	f through	Carry
Syntax:	[label]	RLF	f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$		
Operation:	See descript	ion below	
Status Affected:	С		
Description:	The contents rotated 1 bit Carry flag. If placed in the the result is s 'f'.	s of registe to the left 'd' is '0', t W registe stored bac	er 'f' are through the he result is r. If 'd' is '1', k in register
	C ←_ _	register	ʻf -

RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. C register 'f'

SLEEP	Enter SLEEP Mode				
Syntax:	[label] SLEEP				
Operands:	None				
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT;} \\ 0 \rightarrow \text{WDT prescaler;} \\ 1 \rightarrow \overline{\text{TO};} \\ 0 \rightarrow \overline{\text{PD}} \end{array}$				
Status Affected:	TO, PD, RBWUF				
Description:	Time-out Status bit (TO) is set. The Power-down Status bit (PD) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. See Section 8.10 "Power-down Mode (Sleep)" on Sleep for more details				
SUBWF	Subtract W from f				
Syntax:	[<i>label</i>] SUBWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$				
Operation:	$(f) - (W) \rightarrow (dest)$				
Status Affected:	C, DC, Z				
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.

TRIS	Load TRIS Register							
Syntax:	[<i>label</i>] TRIS f							
Operands:	f = 6							
Operation:	$(W) \rightarrow TRIS$ register f							
Status Affected:	None							
Description:	TRIS register 'f' (f = 6, 7 or 8) is loaded with the contents of the W register							

XORLW	Exclusive OR literal with W						
Syntax:	[<i>label</i>] XORLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.						

14.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
 Compilers/Assemblers/Linkers
- MPLAB XC Compiler
- MPASM[™] Assembler
- MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

14.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- · Built-in support for Bugzilla issue tracker

14.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- · Flexible macro language
- MPLAB X IDE compatibility

14.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

14.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

14.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

14.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

14.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

14.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

14.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

14.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

14.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

15.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +6.5V
Voltage on MCLR with respect to Vss	0 to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	700 mW
Max. current out of Vss pin	200 mA
Max. current into VDD pin	150 mA
Input clamp current, Iık (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. output current sunk by any I/O pin	25 mA
Max. output current sourced by any I/O pin	25 mA
Max. output current sourced by I/O port	75 mA
Max. output current sunk by I/O port	75 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-V$	/OH) x IOH} + Σ (VOL x IOL)

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



FIGURE 15-2: MAXIMUM OSCILLATOR FREQUENCY TABLE



15.1 DC Characteristics: PIC16F570 (Industrial)

DC Characteristics				Standard Operating Conditions (unless otherwise specified) Operating Temperature -40°C \leq TA \leq +85°C (industrial)					
Param. No.	Sym.	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
D001	Vdd	Supply Voltage	2.0	_	5.5	V	See Figure 15-1		
D002	Vdr	RAM Data Retention Voltage ⁽²⁾	_	1.5*	—	V	Device in Sleep mode		
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 8.5 "Power-on Reset (POR)" for details		
D004	Svdd	VDD Rise Rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 8.5 "Power-on Reset (POR)" for details		
D005	Iddp	Supply Current During Prog./ Erase	—	1.0*	_	mA	VDD = 5.0V		
D010	IDD	Supply Current ^(3,4,6)		195 505	300 750	μA μA	Fosc = 4 MHz, Vdd = 2.0V Fosc = 4 MHz, Vdd = 5.0V		
			_	310 880	500 1300	μA μA	Fosc = 8 MHz, VDD = 2.0V Fosc = 8 MHz, VDD = 5.0V		
			—	1900	2300	μA	Fosc = 20 MHz, VDD = 5.0V		
			—	13	22	μA	Fosc = 32 kHz, VDD = 2.0V		
				27	55	μA	Fosc = 32 kHz , VDD = 5.0V		
D020	IPD	Power-down Current ⁽⁵⁾		0.1 0.35	1.2 3.0	μA μA	VDD = 2.0V VDD = 5.0V		
D021	Ibor	BOR Current ⁽⁵⁾		3.5 4.0	7.0 9.0	μA μA	VDD = 3.0V VDD = 5.0V		
D022	Iwdt	WDT Current ⁽⁵⁾	_	1.0 8.0	3.0 16.0	μΑ μΑ	VDD = 2.0V VDD = 5.0V		
D023	ICMP	Comparator Current ⁽⁵⁾	_	15 60	26 78	μΑ μΑ	VDD = 2.0V (per comparator) VDD = 5.0V (per comparator)		
D024	ICVREF	CVREF Current ⁽⁵⁾	_	30 75	70 125	μΑ μΑ	V _{DD} = 2.0V (high range) V _{DD} = 5.0V (high range)		
D025	Ivfir	Internal 0.6V Fixed Voltage	—	100	125	μA	VDD = 2.0V (reference and 1		
		Reference Current ⁽⁵⁾	_	175	205	μA	comparator enabled) VDD = 5.0V (reference and 1 comparator enabled)		
D026	IAD2	A/D Current		0.5 0.8	2.0 4.0	μΑ μΑ	2.0V, No conversion in progress 5.0V, No conversion in progress		
D027	Iopa	Op Amp Current ⁽⁵⁾	_	310 330	425 475	μA μA	VDD = 2.0V VDD = 5.0V		

These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ.") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - 4: The test conditions for all IDD measurements in active operation mode are: <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, <u>MCLR</u> = VDD; WDT enabled/disabled as specified.
 - **5:** For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.
 - 6: Does not include current through REXT. The current through the resistor can be estimated by the formula:
 I = VDD/2REXT (mA) with REXT in kΩ.

DC Characteristics			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. No.	Sym.	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
D001	Vdd	Supply Voltage	2.0	—	5.5	V	See Figure 15-1	
D002	Vdr	RAM Data Retention Voltage ⁽²⁾	_	1.5*	_	V	Device in Sleep mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	_	Vss	—	V	See Section 8.5 "Power-on Reset (POR)" for details.	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 8.5 "Power-on Reset (POR)" for details.	
D005	IDDP	Supply Current During Prog./ Erase	_	1.0*	_	mA	VD = 5.0V	
D010	IDD	Supply Current ^(3,4,6)		195 505	300 750	μA μA	Fosc = 4 MHz, VDD = 2.0V Fosc = 4 MHz, VDD = 5.0V	
			_	310 880	500 1300	μA μA	Fosc = 8 MHz, VDD = 2.0V Fosc = 8 MHz, VDD = 5.0V	
			_	1900	2300	μA	Fosc = 20 MHz, VDD = 5.0V	
				13 27	29 115	μA μA	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 5.0V	
D020	IPD	Power-down Current ⁽⁵⁾	_	0.1 0.35	9.0 15.0	μA μA	VDD = 2.0V VDD = 5.0V	
D021	Ibor	BOR Current ⁽⁵⁾	_	3.5 4.0	10 12	μΑ μΑ	VDD = 3.0V VDD = 5.0V	
D022	Iwdt	WDT Current ⁽⁵⁾	_	1.0 8.0	18 22	μΑ μΑ	Vdd = 2.0V Vdd = 5.0V	
D023	ICMP	Comparator Current ⁽⁵⁾		15 60	28 92	μA μA	VDD = 2.0V (per comparator) VDD = 5.0V (per comparator)	
D024	ICVREF	CVREF Current ⁽⁵⁾	_	30 75	75 135	μΑ μΑ	VDD = 2.0V (high range) VDD = 5.0V (high range)	
D025	IVFIR	Internal 0.6V Fixed Voltage Reference Current ⁽⁵⁾	-	100 175	135 220	μΑ μΑ	VDD = 2.0V (reference and 1 comparator enabled) VDD = 5.0V (reference and 1 comparator enabled)	
D026	Iad2	A/D Current	_	0.5 0.8	10.0 16.0	μA μA	2.0V, No conversion in progress 5.0V, No conversion in progress	
D027	Iopa	Op Amp Current ⁽⁵⁾	_	310 330	450 505	μΑ μΑ	VDD = 2.0V VDD = 5.0V	

15.2 DC Characteristics: PIC16F570 (Extended)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ.") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

 4: The test conditions for all IDD measurements in active operation mode are: <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, <u>MCLR</u> = VDD; WDT enabled/disabled as specified.

5: For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.

6: Does not include current through REXT. The current through the resistor can be estimated by the formula: I = VDD/2REXT (mA) with REXT in kΩ.

DC CHA	RACTER	ISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions	
	VIL	Input Low Voltage						
		I/O ports						
D030		with TTL buffer	Vss	—	0.8V	V	For all $4.5 \le VDD \le 5.5V$	
D030A			Vss	—	0.15VDD	V	Otherwise	
D031		with Schmitt Trigger buffer	Vss	—	0.15VDD	V		
D032		MCLR, TOCKI	Vss	—	0.15VDD	V		
D033		OSC1 (EXTRC mode), (EC mode)	Vss	—	0.15VDD	V	(Note 1)	
D033		OSC1 (HS mode)	Vss	—	0.3Vdd	V		
D033		OSC1 (XT and LP modes)	Vss	—	0.3	V		
	Vih	Input High Voltage						
		I/O ports		—				
D040		with TTL buffer	2.0	—	Vdd	V	$4.5 \leq V\text{DD} \leq 5.5 V$	
D040A			0.25VDD + 0.8VDD	—	Vdd	V	Otherwise	
D041		with Schmitt Trigger buffer	0.85Vdd	—	Vdd	V	For entire VDD range	
D042		MCLR, T0CKI	0.85Vdd	—	Vdd	V		
D042A		OSC1 (EXTRC mode), (EC mode)	0.85Vdd	—	Vdd	V	(Note 1)	
D042A		OSC1 (HS mode)	0.7Vdd	—	Vdd	V		
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V		
D070	Ipur	PORTB and MCLR weak pull-up current ⁽⁴⁾	50	250	400	μA	VDD = 5V, VPIN = VSS	
	lı∟	Input Leakage Current ^(2,3)						
D060		I/O ports	—	—	±1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$	
D061		MCLR	_	±0.7	±5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$	
D063		OSC1	—	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration	
	Vol	Output Low Voltage						
D080		I/O ports/CLKOUT	_	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
D080A			—	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C	
D083		OSC2	_	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C	
D083A			-	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	

TABLE 15-1: DC CHARACTERISTICS: PIC16F570 (INDUSTRIAL, EXTENDED)

† Data in "Typ." column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F570 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec applies to all weak pull-up devices, including the weak pull-up found on MCLR.

TABLE 15-1: DC CHARACTERISTICS: PIC16F570 (INDUSTRIAL, EXTENDED) (CONTINUED)

DC CHA	RACTERI	STICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym.	Characteristic	Min. Typ.† Max. Units Conditions					
	Vон	Output High Voltage						
D090		I/O ports/CLKOUT	Vdd - 0.7	—	—	V	lон = -3.0 mA, VDD = 4.5V, -40°С to +85°С	
D090A			Vdd - 0.7	—	—	V	Юн = -2.5 mA, VDD = 4.5V, -40°С to +125°С	
D092		OSC2	Vdd - 0.7	—	—	V	Юн = -1.3 mA, VDD = 4.5V, -40°С to +85°С	
D092A			Vdd - 0.7	—	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С	
		Capacitive Loading Specs on Outp	ut Pins					
D100	COSC2	OSC2 pin	_		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.	
D101	CIO	All I/O pins and OSC2	_	—	50	pF		
		Flash Data Memory						
D120	ED	Byte endurance	100K	1M	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$	
D120A	ED	Byte endurance	10K	100K	—	E/W	$+85^\circ C \le T_A \le +125^\circ C$	
D121	VDRW	VDD for read/write	VMIN	—	5.5	V		

† Data in "Typ." column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F570 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec applies to all weak pull-up devices, including the weak pull-up found on MCLR.

TABLE 15-2: COMPARATOR SPECIFICATIONS

Comparator Specifications	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C to 125°C								
Characteristics	Sym.	Sym. Min. Typ. Max. Units Comments							
Input offset voltage	Vos		± 5.0	±10.0	mV				
Input common mode voltage*	VCM	0	—	Vdd – 1.5	V				
CMRR*	CMRR	55	—	—	db				
Response Time ^{(1)*}	Trt	_	150	_	ns				
Comparator Mode Change to Output Valid*	Тмс2cov	—	—	10	μS				

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD - 1.5V.

TABLE 15-3: COMPARATOR VOLTAGE REFERENCE (CVREF) SPECIFICATIONS

Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CVRES	Resolution	—	VDD/24*	_	LSb	Low Range (VRR = 1)
			VDD/32	_	LSb	High Range (VRR = 0)
	Absolute Accuracy ⁽²⁾	_	_	±1/2*	LSb	Low Range (VRR = 1)
			—	±1/2*	LSb	High Range (VRR = 0)
	Unit Resistor Value (R)	_	2K*		Ω	
		—				
	Settling Time ⁽¹⁾	_	_	10*	μS	

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

2: Do not use reference externally when VDD < 2.7V. Under this condition, reference should only be used with comparator Voltage Common mode observed.

TABLE 15-4: FIXED INPUT REFERENCE SPECIFICATION

Input Reference Specifications	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C to 125°C							
Characteristics	Sym.	Min.	Тур.	Max.	Units	Comments		
Absolute Accuracy	VFIR	0.5	0.60	0.7	V			

	Standard Operating Conditions (unless otherwise stated) Operating temperature: 25°C									
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions			
A01	NR	Resolution	<u> </u>	—	8	bit				
A03	Einl	Integral Error	—	—	±1.5	LSb	VDD = 5.0V			
A04	Ednl	Differential Error	—	—	$-1 < EDNL \le 1.7$	LSb	No missing codes VDD = 5.0V			
A05	Efs	Full Scale Range	2.0*	—	5.5*	V				
A06	EOFF	Offset Error	—	—	±1.5	LSb	VDD = 5.0V			
A07	Egn	Gain Error	-0.7	—	±2.2	LSb	VDD = 5.0V			
A10		Monotonicity	—	guaranteed ⁽¹⁾	—	—	$Vss \leq Vain \leq Vdd$			
A25*	Vain	Analog Input Voltage	Vss	—	Vdd	V				
A30*	ZAIN	Recommended Impedance of Analog Voltage Source		_	10	KΩ				

TABLE 15-5: A/D CONVERTER CHARACTERISTICS

* These parameters are characterized but not tested.

† Data in "Typ." column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

15.3 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS			
т			
F	Frequency	T Time	
Lowe	rcase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	Oscillator
су	Cycle time	os	OSC1
drt	Device Reset Timer	tO	ТОСКІ
io	I/O port	wdt	Watchdog Timer
Uppe	rcase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (high-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 15-3: LOAD CONDITIONS



FIGURE 15-4: EXTERNAL CLOCK TIMING



Param. No. Sym. Characteristic Min. Typ. ⁽¹⁾ Ma 1A Eosc External CLKIN Erequency ⁽²⁾ DC — 4	lax. Units	Conditions		
1A EOSC External CLKIN Frequency ⁽²⁾ DC — 4	4 MHz			
		XT Oscillator		
DC – 2	20 MHz	HS/EC Oscillator		
DC — 20	200 kHz	LP Oscillator		
Oscillator Frequency ⁽²⁾ DC – 4	4 MHz	EXTRC Oscillator		
0.1 - 4	4 MHz	XT Oscillator		
4 – 2	20 MHz	HS/EC Oscillator		
DC — 20	200 kHz	LP Oscillator		
1 Tosc External CLKIN Period ⁽²⁾ 250 — –	— ns	XT Oscillator		
50 – –	— ns	HS/EC Oscillator		
5 — –	— μ s	LP Oscillator		
Oscillator Period ⁽²⁾ 250 — –	— ns	EXTRC Oscillator		
250 — 10,0	,000 ns	XT Oscillator		
50 – 25	250 ns	HS/EC Oscillator		
5 — –	— μ s	LP Oscillator		
2 Tcy Instruction Cycle Time 200 4/Fosc D	DC ns			
3 TosL, Clock in (OSC1) Low or High 50*	— ns	XT Oscillator		
TosH Time 2*	— μs	LP Oscillator		
10* — –	— ns	HS/EC Oscillator		
4 TosR, Clock in (OSC1) Rise or Fall — 25	25* ns	XT Oscillator		
TosF Time - 50	50* ns	LP Oscillator		
	l5* ns	HS/EC Oscillator		

TABLE 15-6: EXTERNAL CLOCK TIMING REQUIREMENTS

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ.") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

TABLE 15-7: CALIBRATED INTERNAL RC FREQUENCIES

AC Characteristics			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym.	Characteristic	Freq. Tolerance Min. Typ.† Max. Units Conditions					
F10	Fosc	Internal Calibrated	±1%	7.92	8.00	8.08	MHz	3.5V, 25C
		INTOSC Frequency ⁽¹⁾	±2%	7.84	8.00	8.16	MHz	$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5%	7.60	8.00	8.40	MHz	$\begin{array}{l} 2.0V \leq VDD \leq 5.5V \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (Ind.)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (Ext.)} \end{array}$

* These parameters are characterized but not tested.

† Data in the Typical ("Typ.") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 uF and 0.01 uF values in parallel are recommended.



TABLE 15-8:TIMING REQUIREMENTS

AC Charact	eristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param. No.	Sym.	Characteristic	Characteristic Min. Typ. ⁽¹⁾							
17	TosH2IoV	OSC1↑ (Q1 cycle) to Port Out Valid ^(2,3)	_	—	100*	ns				
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port Input Invalid (I/O in hold time) ⁽²⁾	50*	—	—	ns				
19	TIOV20sH	Port Input Valid to OSC1 [↑] (I/O in setup time)	20*	—	—	ns				
20	TIOR	Port Output Rise Time ⁽³⁾		10	50**	ns				
21 TIOF Port Output Fall Time ⁽³⁾		Port Output Fall Time ⁽³⁾		10	50**	ns				

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested.

Note 1: Data in the Typical ("Typ.") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in EXTRC mode.

3: See Figure 15-3 for loading conditions.





FIGURE 15-6: **RESET, WATCHDOG TIMER AND DEVICE RESET TIMER TIMING**

AC Characteristics			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No. Sym. Characteristic				Typ. ⁽¹⁾	Max.	Units	Conditions	
30	ТмсL	MCLR Pulse Width (low)	2000*	_	—	ns	VDD = 5.0V	
31	Twdt	Watchdog Timer Time-out Period (no prescaler)	9* 9*	18* 18	30* 40*	ms ms	VDD = 5.0V (Industrial) VDD = 5.0V (Extended)	
32	Tdrt	Device Reset Timer Period	9* 9*	18* 18	30* 40*	ms ms	VDD = 5.0V (Industrial) VDD = 5.0V (Extended)	
34	Tioz	I/O High-impedance from MCLR low	—	—	2000*	ns		
35	VBOR	Brown-out Reset Voltage	1.95	—	2.25	V	(Note 2)	
36*	VHYST	Brown-out Reset Hysteresis	—	50	—	mV		
37*	TBOR	Brown-out Reset Minimum Detection Period	100	_	_	μS	$VDD \leq VBOR$	

TABLE 15-9: BOR, POR, WATCHDOG TIMER AND DEVICE RESET TIMER

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ.") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

TABLE 15-10: DRT (DEVICE RESET TIMER PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets		
IntRC, ExtRC, and EC	10 μs (typical) + 18 ms (DRTEN = 1)	10 μs (typical) + 18 ms (DRTEN = 1)		
XT, HS and LP	18 ms (typical)	18 ms (typical)		

VDD (Volts)	Temperature (°C)	Min.	Тур.	Max.	Units
RB0-RB7	· · ·		·		
2.0	-40	73K	105K	186K	Ω
	25	73K	113K	187K	Ω
	85	82K	123K	190K	Ω
	125	86K	132k	190K	Ω
5.5	-40	15K	21K	33K	Ω
	25	15K	22K	34K	Ω
	85	19K	26k	26k 35K	
	125	23K	29K	35K	Ω
MCLR			·		
2.0	-40	63K	81K	96K	Ω
	25	77K	93K	116K	Ω
	85	82K	96k	116K	Ω
	125	86K	100K	119K	Ω
5.5	-40	16K	20k	22K	Ω
	25	16K	21K	23K	Ω
	85	24K	25k	28K	Ω
	125	26K	27K	29K	Ω

TABLE 15-11: PULL-UP RESISTOR RANGES

© 2013-2014 Microchip Technology Inc.

FIGURE 15-8: TIMER0 CLOCK TIMINGS



TABLE 15-12: TIMER0 CLOCK REQUIREMENTS

AC Cha	racteri	stics	ating Conditions (perature -40°C ≤ -40°C ≤ ge VDD range is de 0 (Industrial)".	(unless (≤ TA ≤ +8 ≤ TA ≤ +1 scribed i	otherw 5°C (in 25°C (e n <mark>Sect</mark> i	vise spe dustrial extende ion 15.4	ecified)) ed) 1 "DC Characteris-	
Param. No.	Sym.	Characte	eristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
40	Tt0H	T0CKI High Pulse	CKI High Pulse No Prescaler 0.5 Tcy +		—	—	ns	
		Width	With Prescaler	10*	—	—	ns	
41	Tt0L	T0CKI Low Pulse	No Prescaler	0.5 TCY + 20*	_	_	ns	
		Width	With Prescaler	10*	—	—	ns	
42	2 Tt0P T0CKI Period		20 or Tcy + 40* N			ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ.") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

15.4 Operational Amplifiers

TABLE 15-13: OPERATIONAL AMPLIFIER (OPA) MODULE DC SPECIFICATIONS

OPA DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) VDD = 5.0V Operating temperature: 25°C					
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments	
OPA01	Vos	Input Offset Voltage	—	± 5	±13	mV		
		Input current and impedance						
OPA02*	Ів	Input bias current	—	±2*	—	nA		
OPA03*	los	Input offset bias current		±1*	—	pА		
OPA04* OPA05*	Vсм CMR	Common Mode Common mode input range Common mode rejection	Vss 60	 70	VDD – 1.4	V dB		
OPA06A*	Aol	Open Loop Gain DC Open loop gain	_	70	_	dB	Standard load	
OPA07*	Vout	Output Output voltage swing	Vss + 50	_	Vdd - 50	mV	To VDD/2 (10 k Ω connected to VDD, 10 k Ω + 20 pF to Vss)	
OPA08*	Isc	Output short circuit current	—	25	28	mA		
OPA10*	PSR	Power Supply Power supply rejection	_	70		dB		

* These parameters are characterized but not tested.

TABLE 15-14: AC CHARACTERISTICS: OPERATIONAL AMPLIFIER (OPA)

АС СНА	RACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25°C VDD = 5.0V							
Param. No.	Parameters	Symbol Min. Typ. ⁽¹⁾ Max. Units Condition							
OPA12*	Gain Bandwidth Product	GBWP	_	3	_	MHz	VDD = 5V		
OPA13*	Turn on Time	TON		—	10	μs	VDD = 5V		
OPA14*	Phase Margin	ΘΜ	_	55	_	degrees	VDD = 5V		
OPA15*	Slew Rate	SR	2	—	_	V/µs	VDD = 5V		

These parameters are characterized but not tested.

Note 1: Data in "Typ." column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

*

TABLE 15-15: FLASH DATA MEMORY WRITE/ERASE TIME

			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)}\\ \mbox{Operating Temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)}\\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)}\\ \mbox{Operating Voltage VDD range is described in}\\ \mbox{Section 15.1 "DC Characteristics: PIC16F570 (Industrial)"}. \end{array}$					
Param. No.	Sym.	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions					
43	Tow	Flash Data Memory Write Cycle Time	2	3.5	5	ms		
44	TDE	Flash Data Memory Erase Cycle Time	2	3.5	5	ms		

Note 1: Data in the Typical ("Typ.") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

16.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.





FIGURE 16-2: IDD TYPICAL, XT AND EXTRC OSCILLATOR












































































PIC16F570









17.0 PACKAGING INFORMATION

17.1 Package Marking Information



Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC [®] designator _(e3)) can be found on the outer packaging for this package.
Note:	n the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2013-2014 Microchip Technology Inc.



* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimer	nsion Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	Е	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Din	nension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	_	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	_			
	Units	N	IILLIMETERS	\$
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Contact Pitch	Е		0.65 BSC		
Optional Center Pad Width	W2			4.25	
Optional Center Pad Length	T2			4.25	
Contact Pad Spacing	C1		5.70		
Contact Pad Spacing	C2		5.70		
Contact Pad Width (X28)	X1			0.37	
Contact Pad Length (X28)	Y1			1.00	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.40 BSC		
Overall Height	A	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.55	2.65	2.75	
Overall Length D			4.00 BSC		
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	0.40 BSC		
Optional Center Pad Width	W2			2.35
Optional Center Pad Length	T2			2.35
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.80
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (02/2013)

Initial release of this document.

Revision B (05/2013)

Updated the Family Types table (Table 1); Updated Figure 3-1; Updated the Memory Organization section; Updated Examples 5-1, 5-2 and 5-3; Updated Figure 6-1; Updated Note 1 in Register 6-5; Updated Register 8-1; Updated Figure 8-6; Added new Section 9.1.5, A/D Acquisition Requirements; Updated Register 9-1; Updated Figure 10-1 and Register 10-1; Updated section 12, OPA module; Updated the Electrical Specifications section; Other minor corrections.

Revision C (07/2013)

Updated the Electrical Characteristics section.

Revision D (10/2013)

Added graphs to the DC and AC Characteristics Graphs and Charts chapter; Updated the Electrical Characteristics chapter.

Revision E (02/2014)

Updated for Final status; Updated DC Characteristics 15.1 and 15.2.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ - <u>X</u> /XX <u>XXX</u>	Examples:
Device	Tape and Reel Temperature Package Pattern Option Range	a) PIC16F570T - I/ML 301 Tape and Reel, Industrial temperature, QFN 6x6 package,
Device:	PIC16F570	QTP pattern #301 b) PIC16F570 - E/SP Extended temperature SPDIP package
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾	c) PIC16F570 - E/SO Extended temperature, SOIC package
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package:	ML=Micro Lead Frame (QFN) 6x6MV=Micro Lead Frame (UQFN) 4x4SP=Skinny Plastic DIP (SPDIP)S0=Small Outline (7.50 mm) (SOIC)SS=Shrink Small Outline (5.30 mm) (SSOP)	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchin Sales Office for package.
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	availability with the Tape and Reel option.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620779385

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

10/28/13