

# MC74HCT244A

## Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver with LSTTL-Compatible Inputs

### High-Performance Silicon-Gate CMOS

The MC74HCT244A is identical in pinout to the LS244. This device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. The HCT244A is an octal noninverting buffer line driver line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has non-inverted outputs and two active-low output enables.

The HCT244A is the non-inverting version of the HCT240. See also HCT241.

#### Features

- Output Drive Capability: 15 LSTTL Loads
- TTL NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1  $\mu$ A
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 112 FETs or 28 Equivalent Gates
- Pb-Free Packages are Available






Figure 1. Logic Diagram




ON Semiconductor®




PDIP-20  
N SUFFIX  
CASE 738



SOIC-20W  
DW SUFFIX  
CASE 751D



TSSOP-20  
DT SUFFIX  
CASE 948E



SOEIAJ-20  
M SUFFIX  
CASE 967

#### PIN ASSIGNMENT

|          |     |    |                 |
|----------|-----|----|-----------------|
| ENABLE A | 1 ● | 20 | V <sub>CC</sub> |
| A1       | 2   | 19 | ENABLE B        |
| YB4      | 3   | 18 | YA1             |
| A2       | 4   | 17 | B4              |
| YB3      | 5   | 16 | YA2             |
| A3       | 6   | 15 | B3              |
| YB2      | 7   | 14 | YA3             |
| A4       | 8   | 13 | B2              |
| YB1      | 9   | 12 | YA4             |
| GND      | 10  | 11 | B1              |

#### FUNCTION TABLE

| Inputs                |      | Outputs |
|-----------------------|------|---------|
| Enable A,<br>Enable B | A, B | YA, YB  |
| L                     | L    | L       |
| L                     | H    | H       |
| H                     | X    | Z       |

Z = high impedance, X = don't care

#### ORDERING AND MARKING INFORMATION

See detailed ordering, shipping, and marking information in the package dimensions section on page 5 of this data sheet.

# MC74HCT244A

## MAXIMUM RATINGS

| Symbol           | Parameter   | Value                          | Unit |
|------------------|---|--------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)   | - 0.5 to + 7                   | V    |
| V <sub>in</sub>  | DC Input Voltage (Referenced to GND)  | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>out</sub> | DC Output Voltage (Referenced to GND)   | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| I <sub>in</sub>  | DC Input Current, per Pin   | ± 20                           | mA   |
| I <sub>out</sub> | DC Output Current, per Pin  | ± 35                           | mA   |
| I <sub>CC</sub>  | DC Supply Current, V <sub>CC</sub> and GND Pins   | ± 75                           | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air,<br>Plastic DIP†<br>SOIC Package†<br>TSSOP Package†            | 750<br>500<br>450              | mW   |
| T <sub>stg</sub> | Storage Temperature   | - 65 to + 150                  | °C   |
| T <sub>L</sub>   | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP, SOIC, SSOP or TSSOP Package) | 260                            | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

†Derating – Plastic DIP: - 10 mW/°C from 65° to 125°C  
 – SOIC Package: - 7 mW/°C from 65° to 125°C  
 – TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## RECOMMENDED OPERATING CONDITIONS

| Symbol                             | Parameter  | Min  | Max             | Unit |
|------------------------------------|--|------|-----------------|------|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                | 4.5  | 5.5             | V    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0    | V <sub>CC</sub> | V    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             | - 55 | + 125           | °C   |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time (Figure 1)                  | 0    | 500             | ns   |

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol           | Parameter                                      | Test Conditions  | V <sub>CC</sub><br>V | Guaranteed Limit |               |         | Unit |
|------------------|--|--|----------------------|------------------|---------------|---------|------|
|                  |  |  |                      | - 55 to<br>25°C  | ≤ 85°C        | ≤ 125°C |      |
| V <sub>IH</sub>  | Minimum High-Level Input Voltage               | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA   | 4.5                  | 2                | 2             | 2       | V    |
|                  |  |  | 5.5                  | 2                | 2             | 2       |      |
| V <sub>IL</sub>  | Maximum Low-Level Input Voltage                | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA   | 4.5                  | 0.8              | 0.8           | 0.8     | V    |
|                  |  |  | 5.5                  | 0.8              | 0.8           | 0.8     |      |
| V <sub>OH</sub>  | Minimum High-Level Output Voltage              | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA  | 4.5                  | 4.4              | 4.4           | 4.4     | V    |
|                  |  |  | 5.5                  | 5.4              | 5.4           | 5.4     |      |
| V <sub>OL</sub>  | Maximum Low-Level Output Voltage               | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA  | 4.5                  | 0.1              | 0.1           | 0.1     | V    |
|                  |  |  | 5.5                  | 0.1              | 0.1           | 0.1     |      |
| I <sub>in</sub>  | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND   | 4.5                  | 0.26             | 0.33          | 0.4     | μA   |
|                  |  |  | 5.5                  | ± 0.1            | ± 1.0         | ± 1.0   |      |
| I <sub>OZ</sub>  | Maximum Three-State Leakage Current            | Output in High-Impedance State<br>V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; V <sub>out</sub> = V <sub>CC</sub> or GND | 5.5                  | ± 0.5            | ± 5.0         | ± 10    | μA   |
| I <sub>CC</sub>  | Maximum Quiescent Supply Current (per Package) | V <sub>in</sub> = V <sub>CC</sub> or GND I <sub>out</sub> = 0 μA   | 5.5                  | 4                | 40            | 160     | μA   |
| ΔI <sub>CC</sub> | Additional Quiescent Supply Current            | V <sub>in</sub> = 2.4 V, Any One Input<br>V <sub>in</sub> = V <sub>CC</sub> or GND, Other Inputs<br>I <sub>out</sub> = 0 μA        | 5.5                  | ≥ -55°C          | 25°C to 125°C |         | mA   |
|                  |  |  |                      | 2.9              | 2.4           |         |      |

- Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).
- Total Supply Current = I<sub>CC</sub> + ΣΔI<sub>CC</sub>.

# MC74HCT244A

## AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ , $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

| Symbol                   | Parameter  | Guaranteed Limit |         |          | Unit |
|--------------------------|--|------------------|---------|----------|------|
|                          |  | - 55 to 25 °C    | ≤ 85 °C | ≤ 125 °C |      |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Maximum Propagation Delay, A to YA or B to YB<br>(Figures 1 and 3)         | 20               | 25      | 30       | ns   |
| $t_{PLZ}$ ,<br>$t_{PHZ}$ | Maximum Propagation Delay, Output Enable to YA or YB<br>(Figures 2 and 4)  | 26               | 33      | 39       | ns   |
| $t_{PZL}$ ,<br>$t_{PZH}$ | Maximum Propagation Delay, Output Enable to YA or YB<br>(Figures 2 and 4)  | 22               | 28      | 33       | ns   |
| $t_{TLH}$ ,<br>$t_{THL}$ | Maximum Output Transition Time, Any Output<br>(Figures 1 and 3)            | 12               | 15      | 18       | ns   |
| $C_{in}$                 | Maximum Input Capacitance  | 10               | 10      | 10       | pF   |
| $C_{out}$                | Maximum Three-State Output Capacitance<br>(Output in High-Impedance State) | 15               | 15      | 15       | pF   |

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

| $C_{PD}$ | Power Dissipation Capacitance (Per Enabled Output)* | Typical @ 25 °C, $V_{CC} = 5.0 \text{ V}$ |  | pF |
|----------|---|---|--|----|
|          |   | 55  |  |    |
|          |   |   |  |    |

\* Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

### SWITCHING WAVEFORMS




Figure 2.




Figure 3.

# MC74HCT244A


## ORDERING INFORMATION

| Device           | Package                | Shipping†          |
|------------------|------------------------|--------------------|
| MC74HCT244AN     | PDIP-20                | 18 Units / Rail    |
| MC74HCT244ANG    | PDIP-20<br>(Pb-Free)   |                    |
| MC74HCT244ADW    | SOIC-20                | 38 Units / Rail    |
| MC74HCT244ADWG   | SOIC-20<br>(Pb-Free)   |                    |
| MC74HCT244ADWR2  | SOIC-20                | 1000 / Tape & Reel |
| MC74HCT244ADWR2G | SOIC-20<br>(Pb-Free)   |                    |
| MC74HCT244ADTR2  | TSSOP-20*              | 2500 / Tape & Reel |
| MC74HCT244ADTR2G | TSSOP-20*              |                    |
| MC74HCT244AF     | SOEIAJ-20              | 40 Units / Rail    |
| MC74HCT244AFG    | SOEIAJ-20<br>(Pb-Free) |                    |
| MC74HCT244AFEL   | SOEIAJ-20              | 2000 / Tape & Reel |
| MC74HCT244AFELG  | SOEIAJ-20<br>(Pb-Free) |                    |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*These packages are inherently Pb-Free.

## MARKING DIAGRAMS




A = Assembly Location  
 WL, L = Wafer Lot  
 YY, Y = Year  
 WW, W = Work Week  
 G or ■ = Pb-Free Package  
 (Note: Microdot may be in either location)

# MC74HCT244A

## PACKAGE DIMENSIONS


PDIP-20  
N SUFFIX  
PLASTIC DIP PACKAGE  
CASE 738-03  
ISSUE E



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

| DIM | INCHES    |       | MILLIMETERS |       |
|-----|-----------|-------|-------------|-------|
|     | MIN       | MAX   | MIN         | MAX   |
| A   | 1.010     | 1.070 | 25.66       | 27.17 |
| B   | 0.240     | 0.260 | 6.10        | 6.60  |
| C   | 0.150     | 0.180 | 3.81        | 4.57  |
| D   | 0.015     | 0.022 | 0.39        | 0.55  |
| E   | 0.050 BSC |       | 1.27 BSC    |       |
| F   | 0.050     | 0.070 | 1.27        | 1.77  |
| G   | 0.100 BSC |       | 2.54 BSC    |       |
| J   | 0.008     | 0.015 | 0.21        | 0.38  |
| K   | 0.110     | 0.140 | 2.80        | 3.55  |
| L   | 0.300 BSC |       | 7.62 BSC    |       |
| M   | 0°        | 15°   | 0°          | 15°   |
| N   | 0.020     | 0.040 | 0.51        | 1.01  |

SOIC-20W  
DW SUFFIX  
CASE 751D-05  
ISSUE G



- NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM      | MILLIMETERS |       |
|----------|-------------|-------|
|          | MIN         | MAX   |
| A        | 2.35        | 2.65  |
| A1       | 0.10        | 0.25  |
| B        | 0.35        | 0.49  |
| C        | 0.23        | 0.32  |
| D        | 12.65       | 12.95 |
| E        | 7.40        | 7.60  |
| e        | 1.27 BSC    |       |
| H        | 10.05       | 10.55 |
| h        | 0.25        | 0.75  |
| L        | 0.50        | 0.90  |
| $\theta$ | 0°          | 7°    |