



N-Channel 60-V (D-S) MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A)		
60	0.025 at $V_{GS} = 10 \text{ V}$	8.7		
	0.036 at V _{GS} = 4.5 V	7.3		

FEATURES

- Halogen-free According to IEC 61249-2-21 Available
- TrenchFET[®] Power MOSFET
- PWM Optimized


RoHS COMPLIANT HALOGEN

APPLICATIONS

- Primary Side Switch
- Synchronous Rectifier
- Motor Drives


TIONS ide Switch

PowerPAK 1212-8



Ordering Information: Si7414DN-T1-E3 (Lead (Pb)-free)

Si7414DN-T1-GE3 (Lead (Pb)-free and Halogen-free)



N-Channel MOSFET

Parameter		Symbol	10 s	Steady State	Unit	
Drain-Source Voltage		V_{DS}	60		S 60	V
Gate-Source Voltage		V_{GS}	± 20		V	
Continuous Dunin Comment /T 150 °C\8	T _A = 25 °C	I _D	8.7	5.6		
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 70 °C		7.0	4.4		
Pulsed Drain Current		I _{DM}	30		Α	
Continuous Source Current (Diode Conduction) ^a	I _S	3.2	1.3		
Single Avalanche Current	L = 0.1 mH	I _{AS}		19		
Single Avalanche Energy (Duty Cycle 1 %)	L = 0.1 IIIIA	E _{AS}	18		mJ	
Mariana Barra Birainati an	T _A = 25 °C	P _D	3.8	1.5	W	
Maximum Power Dissipation ^a	T _A = 70 °C		2.0	0.8		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		00	
Soldering Recommendations ^{b,c}		.	260		°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	t ≤ 10 s	- R _{thJA}	26	33	
	Steady State		65	81	°C/W
Maximum Junction-to-Case	Steady State	R _{thJC}	1.9	2.4	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. See Solder Profile (www.vishay.com/ppg?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

Vishay Siliconix



SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		3	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	1	V _{DS} = 60 V, V _{GS} = 0 V			1		
	I _{DSS} -	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			5	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
Drain-Source On-State Resistance ^a	В	$V_{GS} = 10 \text{ V}, I_D = 8.7 \text{ A}$		0.021	0.025	Ω	
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 7.3 \text{ A}$		0.030	0.036	52	
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 8.7 A		18		S	
Diode Forward Voltage ^a	V_{SD}	I _S = 3.2 A, V _{GS} = 0 V		0.75	1.2	V	
Dynamic ^b							
Total Gate Charge	Q_g			16	25	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 8.7 \text{ A}$		2.7			
Gate-Drain Charge	Q_{gd}			4.4			
Gate Resistance	R_g			1.0		Ω	
Turn-On Delay Time	t _{d(on)}			15	25		
Rise Time	t _r	V_{DD} = 30 V, R_L = 30 Ω		12	20	ns	
Turn-Off DelayTime	t _{d(off)}	$I_D \cong 1 \text{ A, } V_{GEN} = 10 \text{ V, } R_g = 6 \Omega$		30	50		
Fall Time	t _f			12	20		
Source-Drain Reverse Recovery Time	t _{rr}	I _F = 3.2 A, dl/dt = 100 A/μs		45	90		

Notes

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $T_A = 25 \, ^{\circ}C$, unless otherwise noted

