



N-Channel 100-V (D-S) MOSFET


PRODUCT SUMMARY				
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A)		
100	0.062 at V _{GS} = 10 V	5.4		
	0.084 at V _{GS} = 6 V	4.6		

FEATURES

- Halogen-free Option Available
- TrenchFET[®] Power MOSFET
- New Low Thermal Resistance
- PowerPAK[®] 1212-8 Package with Low 1.07 mm Profile
- PWM Optimized


APPLICATIONS

- Primary Side Switch
- In-Rush Current Limiter



N-Channel MOSFET

PowerPAK 1212-8



Ordering Information: Si7810DN-T1-E3 (Lead (Pb)-free)

Si7810DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter		Symbol	10 s	Steady State	Unit
Drain-Source Voltage		V_{DS}	100		V
Gate-Source Voltage		V _{GS}	± 20		
Continuous Drain Current /T 150 °C)a	T _A = 25 °C	l _a	5.4	3.4	Α
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 70 °C	ID	4.3	2.8	
Pulsed Drain Current		I _{DM}	20		
Continuous Source Current (Diode Conduction) ^a		I _S	3.2	1.3	Α
Single Avalanche Current	L = 0.1 mH	I _{AS}	19 18		
Single Avalanche Energy (Duty Cycle 1 %)	L = 0.1 IIIIA	E _{AS}			mJ
Maximum Power Dissipation ^a	T _A = 25 °C	P _D	3.8	1.5	W
	T _A = 70 °C		2.0	0.8]
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C
Soldering Recommendations ^{b,c}			260		

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Mariana la Antique de Antique	t ≤ 10 s	R _{thJA}	26	33	°C/W
Maximum Junction-to-Ambient ^a	Steady State		65	81	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	1.9	2.4	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

Vishay Siliconix



SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2		4.5	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0 V			1	μΑ	
		V _{DS} = 100 V, V _{GS} = 0 V, T _J = 55 °C			5		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 5.4 \text{ A}$		0.052	0.062	Ω	
		$V_{GS} = 6 \text{ V}, I_D = 4.6 \text{ A}$		0.070	0.084		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 5.4 A		12		S	
Diode Forward Voltage ^a	V_{SD}	I _S = 3.2 A, V _{GS} = 0 V		0.78	1.2	V	
Dynamic ^b							
Total Gate Charge	Qg			13.5	17	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 5.4 \text{ A}$		3			
Gate-Drain Charge	Q_{gd}			4.6			
Turn-On Delay Time	t _{d(on)}			10	15		
Rise Time	t _r	V_{DD} = 50 V, R_L = 50 Ω $I_D \cong 1$ A, V_{GEN} = 10 V, R_G = 6 Ω		15	25	ns	
Turn-Off DelayTime	t _{d(off)}			20	30		
Fall Time	t _f			15	25		
Source-Drain Reverse Recovery Time	t _{rr}	I _F = 3.2 A, dI/dt = 100 A/μs		45	90		

Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $T_A = 25 \, ^{\circ}C$, unless otherwise noted

