International **tern** Rectifier

May 9, 2008 IRS2336(D) IRS23364D HIGH VOLTAGE 3 PHASE GATE DRIVER IC

Features

- Drives up to six IGBT/MOSFET power devices
- Gate drive supplies up to 20 V per channel
- Integrated bootstrap functionality (IRS2336(4)D)
- Over-current protection
- Over-temperature shutdown input
- Advanced input filter
- Integrated deadtime protection
- Shoot-through (cross-conduction) protection
- Undervoltage lockout for V_{CC} & V_{BS}
- Enable/disable input and fault reporting
- Adjustable fault clear timing
- Separate logic and power grounds
- 3.3 V input logic compatible
- Tolerant to negative transient voltage
- Designed for use with bootstrap power supplies
- Matched propagation delays for all channels
- -40°C to 125°C operating range
- RoHS compliant
- Lead-Free

Typical Applications

- Appliance motor drives
- Servo drives
- Micro inverter drives
- General purpose three phase inverters

Product Summary

Topology		3 Phase
V _{OFFSET}		≤ 600 V
	IRS2336(D)	10 V – 20 V
V _{OUT}	IRS23364D	11.5 V – 20 V
l₀₊ & l ₀₋ (typical)		200 mA & 350 mA
t _{ON} & t _{OFF} (typical)		530 ns & 530 ns
Deadtime (typical)		275 ns

Package Options





International **IOR** Rectifier

IRS2336x(D) Family

Table of Contents	Page
Description	3
Feature Comparison	3
Simplified Block Diagram	4
Typical Application Diagram	4
Qualification Information	5
Absolute Maximum Ratings	6
Recommended Operating Conditions	7
Static Electrical Characteristics	8-9
Dynamic Electrical Characteristics	10
Functional Block Diagram	11-12
Input/Output Pin Equivalent Circuit Diagram	13-14
Lead Definitions	15-16
Lead Assignments	17
Application Information and Additional Details	18-34
Parameter Temperature Trends	35-38
Package Details	39-42
Tape and Reel Details	43-45
Part Marking Information	46
Ordering Information	47



Description

The IRS2336xD are high voltage, high speed, power MOSFET and IGBT gate drivers with three high-side and three low-side referenced output channels for 3-phase applications. This IC is designed to be used with low-cost bootstrap power supplies; the bootstrap diode functionality has been integrated into this device to reduce the component count and the PCB size. Proprietary HVIC and latch immune CMOS technologies have been implemented in a rugged monolithic structure. The floating logic input is compatible with standard CMOS or LSTTL outputs (down to 3.3 V logic). A current trip function which terminates all six outputs can be derived from an external current sense resistor. Enable functionality is available to terminate all six outputs simultaneously. An open-drain FAULT signal is provided to indicate that a fault (e.g., over-current, over-temperature, or undervoltage shutdown event) has occurred. Fault conditions are cleared automatically after a delay programmed externally via an RC network connected to the RCIN input. The output drivers feature a high-pulse current buffer stage designed for minimum driver cross-conduction. Shoot-through protection circuitry and a minimum deadtime circuitry have been integrated into this IC. Propagation delays are matched to simplify the HVIC's use in high frequency applications. The floating channels can be used to drive N-channel power MOSFETs or IGBTs in the high-side configuration, which operate up to 600 V.

Part Number	Input Logic	UVLO	V _{IT,TH}	t _{on} , t _{off}	V _{out}
IRS2336(D)	HIN/N, LIN/N	8.9 V/ 8.2 V	0.46 V	530 ns, 530 ns	10 V – 20 V
IRS23364D	HIN, LIN	11.1 V/ 10.9 V	0.46 V	530 ns, 530 ns	11.5 V – 20 V

Feature Comparison: IRS2336xD Family

International

IRS2336x(D) Family

Simplified Block Diagram



Typical Application Diagram



Qualification Information[†]

		Industrial				
Qualification Level		Comments: This family of ICs has passed JEDEC Industrial qualification. IR's Consumer qualification level granted by extension of the higher Industrial level.				
		SOIC28W	MSL3 ^{†††} , 260°C			
		MLPQ7X7	(per IPC/JEDEC J-STD-020)			
Moisture Sensitivity Le	vel	PLCC44	MSL3 ^{†††} , 245°C (per IPC/JEDEC J-STD-020)			
		PDIP28	Not applicable (non-surface mount package style)			
	Human Body Model	Class 2 (per JEDEC standard JESD22-A114)				
ESD	Machine Model	Class B (per EIA/JEDEC standard EIA/JESD22-A115)				
	Charged Device Model ****	Class IV (per JEDEC standard JESD22-C101)				
IC Latch-Up Test		Class I, Level A (per JESD78)				
RoHS Compliant		Yes				

+ Qualification standards can be found at International Rectifier's web site <u>http://www.irf.com/</u>

++ Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.

+++ Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

tttt Charged Device Model classification is based on SOIC28W package.

International

IRS2336x(D) Family

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to V_{SS} unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Voltage clamps are included between V_{CC} & COM (25 V), V_{CC} & V_{SS} (20 V), and V_B & V_S (20 V).

Symbol	Definition	Min	Max	Units		
V _{cc}	Low side supply voltage		-0.3	20 [†]		
V		IRS2336(D)	V _{SS} -0.3	V _{SS} +5.2		
VIN	IRS23364E		V _{SS} -0.3	V _{CC} +0.3		
V _{RCIN}	RCIN input voltage		V _{SS} -0.3	V _{CC} +0.3		
V _B	High-side floating well supply voltage		-0.3	620 [†]	V	
Vs	High-side floating well supply return voltage	:	$V_{B}-20^{\dagger}$	V _B +0.3	v	
V _{HO}	Floating gate drive output voltage		V _S -0.3	V _B +0.3		
V _{LO}	Low-side output voltage		COM-0.3	V _{CC} +0.3		
V _{FLT}	Fault output voltage		V _{SS} -0.3	V _{CC} +0.3		
COM	Power ground		V _{CC} -25	V _{CC} +0.3		
dV _S /dt	Allowable V _S offset supply transient relative		50	V/ns		
PW _{HIN}	High-side input pulse width		500	—	ns	
	Package power dissipation @ $T_A \leq +25^{\circ}C$	28-Lead PDIP		1.5		
		28-Lead		1.6	w	
Po		SOICW				
۱D		44-Lead PLCC		2.0	vv	
		48-Lead		2.0		
		MLPQ7X7		2.0		
		28-Lead PDIP	—	83		
		28-Lead		78	°C/W	
Rth _{JA}	Thermal resistance, junction to ambient	SOICW				
		44-Lead PLCC	63		0,11	
		48-Lead		63		
<u> </u>		MLPQ7X7				
T _J	Junction temperature		150			
	Storage temperature		-55	150	°C	
TL	Lead temperature (soldering, 10 seconds)	—	300			

+ All supplies are tested at 25 V. An internal 20 V clamp exists for each supply.

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to V_{SS} unless otherwise stated in the table. The offset rating is tested with supplies of $(V_{CC}-COM) = (V_B-V_S) = 15 \text{ V}.$

Symbol	Definition	Min	Max	Units		
V	Low side supply voltage	IRS2336(D)	10	20		
VCC	Low-side supply voltage	IRS23364D	11.5	20]	
V		IRS2336(D)	V	V _{SS} +5		
V IN	HIN, LIN, & EN INPUT VOILAGE	IRS23364D	V _{SS}	V _{cc}		
V	High side fleating well supply yeltage	IRS2336(D)	V _S +10	V _S +20		
v _B	V _B High-side libating well supply voltage	IRS23364D	V _S +11.5	V _S +20		
Vs	High-side floating well supply offset voltage	COM-8	600	V		
V _S (t)	Transient high-side floating supply voltage	-50	600	v		
V _{HO}	Floating gate drive output voltage		Vs	V _B		
V _{LO}	Low-side output voltage	COM	V _{cc}			
COM	Power ground	-5	5			
V _{FLT}	FAULT output voltage	V _{SS}	V _{cc}			
V _{RCIN}	RCIN input voltage	V _{SS}	V _{cc}			
VITRIP	ITRIP input voltage	V _{SS}	V _{SS} +5			
T _A	Ambient temperature	-40	125	°C		

[†] Logic operation for V_S of –8 V to 600 V. Logic state held for V_S of –8 V to –V_{BS}. Please refer to Design Tip DT97-3 for more details.

†† Operational for transient negative V_S of V_{SS} - 50 V with a 50 ns pulse width. Guaranteed by design. Refer to the Application Information section of this datasheet for more details.

International

IRS2336x(D) Family

Static Electrical Characteristics

 $(V_{CC}-COM) = (V_B-V_S) = 15 \text{ V}. T_A = 25^{\circ}\text{C}$ unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels. The V_O and I_O parameters are referenced to respective V_S and COM and are applicable to the respective output leads HO or LO. The V_{CCUV} parameters are referenced to V_{SS} . The V_{BSUV} parameters are referenced to V_S .

Symbol	Definition		Min	Тур	Max	Units	Test Conditions
V	V _{CC} supply undervoltage positive	IRS2336(D)	8	8.9	9.8		
V CCUV+	going threshold	IRS23364D	10.4	11.1	11.6		
V	V _{CC} supply undervoltage negative	IRS2336(D)	7.4	8.2	9		
V CCUV-	going threshold	IRS23364D	10.2	10.9	11.4		
V	V _{CC} supply undervoltage	IRS2336(D)	0.3	0.7	_		
V CCUVHY	hysteresis	IRS23364D		0.2	_	V	NIA
V	V _{BS} supply undervoltage positive	IRS2336(D)	8	8.9	9.8	v	NA
V BSUV+	going threshold	IRS23364D	10.4	11.1	11.6		
V	V _{BS} supply undervoltage negative	IRS2336(D)	7.4	8.2	9		
V BSUV-	going threshold	IRS23364D	10.2	10.9	11.4		
V	V _{BS} supply undervoltage	IRS2336(D)	0.3	0.7	_		
VBSUVHY	hysteresis	IRS23364D	_	0.2			
I'K	High-side floating well offset supply	leakage			50	•	$V_{B} = V_{S} = 600 V$
	Quiescent V _{BS} supply current	ŭ		70	120	μA	
		IRS2336		2 3	3	All inputs are in t	All inputs are in the
IQCC	Quiescent V _{CC} supply current	IR2336(4)D		3	4	mΑ	off state
Voh	High level output voltage drop. V _{BIA}	s-Vo		0.90	1.4	V	
Vol	Low level output voltage drop, V_{0}			0.40	0.6	V	I ₀ = 20 mA
0	Output high short circuit pulsed current		100	000			V ₀ =0 V,V _{IN} =0 V,
I _{O+}			120	200		m۸	PW ≤ 10 µs
I _{o-}	Output low short circuit pulsed curr	ent	250	350	_		V _O =15 V,V _{IN} =5 V, PW ≤ 10 µs
	Logic "0" input voltage		0.5				
V _{IH}	Logic "1" input voltage		2.5				
	Logic "1" input voltage				0.0		NA
VIL	Logic "0" input voltage				0.8	V	
N/	Input voltage clamp		4.0	5.0	E GE		L = 100 ··· A
V IN,CLAMP	(HIN, LIN, ITRIP and EN)	IR52330(D)	4.0	5.2	5.05		1 _{IN} = 100 μΑ
Luni	Input bias current (HO - High)	IRS2336(D)		150	200		$V_{IN} = 0 V$
'HIN+	input bias current (ITO – Flight)	IRS23364D		120	165		$V_{m} = A V$
1	Input bias current ($HO = I_{OW}$)	IRS2336(D)	_	110	150		v _{IN} – + v
'HIN-	input bias current (ITO – EOW)	IRS23364D			1		$\gamma = 0 \gamma$
1	Input bias current $(I \cap - High)$	IRS2336(D)	_	150	200	μΛ	V _{IN} – 0 V
LIN+	input bias current (LO = High)	IRS23364D		120	165	-	V _{IN} = 4 V
L	Input bias surrent $(I \cap -I \circ u)$	IRS2336(D)	_	110	150		
LIN-	IRS23364D				1		$V_{IN} = 0 V$
V _{RCIN,TH}	RCIN positive going threshold			8		V	ΝΔ
V _{RCIN,HY}	RCIN hysteresis			3		v	11/7
I _{RCIN}	RCIN input bias current			—	1	μA	V_{RCIN} = 0 V or 15 V
R _{ON.RCIN}	RCIN low on resistance			50	100	Ω	l = 1.5 mA

IRS2336x(D) Family

Static Electrical Characteristics (continued)

Symbol	Definition		Min	Тур	Max	Units	Test Conditions
$V_{IT,TH+}$	ITRIP positive going threshold		0.37	0.46	0.55		
$V_{\text{IT,TH-}}$	ITRIP negative going threshold			0.4		V	NA
V _{IT,HYS}	ITRIP hysteresis		_	0.07			
I	"High" ITPIP input bias current	IRS2336(D)		5	20		$\lambda = 4 \lambda$
ITRIP+		IRS23364D		5	40	μA	V _{IN} – 4 V
I _{ITRIP-}	"Low" ITRIP input bias current		_		1		$V_{IN} = 0 V$
$V_{EN,TH+}$	Enable positive going threshold				2.5	V	NA
$V_{EN,TH-}$	Enable negative going threshold		0.8			v	
1	"High" anabla input biga ourrant	IRS2336(D)	_	5	20		$\lambda = 4 \lambda $
IEN+	Fight enable input bias current	IRS23364D	_	120	165	μA	v _{IN} – 4 v
I _{EN-}	"Low" enable input bias current		_		1		$V_{IN} = 0 V$
R _{ON,FLT}	FAULT low on resistance			50	100		I = 1.5 mA
R _{BS}	Internal BS diode Ron (IRS2336(4)D)			200		Ω	NA

IRS2336x(D) Family

International IOR Rectifier

Dynamic Electrical Characteristics V_{CC} = V_B = 15 V, V_S = V_{SS} = COM, T_A = 25°C, and C_L = 1000 pF unless otherwise specified.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
t _{on}	Turn-on propagation delay	400	530	750		
t _{OFF}	Turn-off propagation delay	400	530	750		
t _R	Turn-on rise time		125	190		
t _F	Turn-off fall time		50	75		$\mathbf{v}_{\rm IN} = 0 \mathbf{v} \mathbf{a} 5 \mathbf{v}$
t _{FIL,IN}	Input filter time [†] (HIN, LIN, ITRIP)	200	350	510	ns	
t _{EN}	Enable low to output shutdown propagation delay	350	460	650		V_{IN} , V_{EN} = 0 V or 5 V
t _{FILTER,EN}	Enable input filter time	100	200			NA
t _{FLTCLR}	FAULT clear time RCIN: R = 2 M Ω , C = 1 nF	1.3	1.65	2	ms	V _{IN} = 0 V or 5 V V _{ITRIP} = 0 V
t _{ITRIP}	ITRIP to output shutdown propagation delay	500	750	1200		V _{ITRIP} = 5 V
t _{BL}	ITRIP blanking time		400			V _{IN} = 0 V or 5 V
t _{FLT}	ITRIP to FAULT propagation delay	400	600	950		V _{ITRIP} = 5 V
DT	Deadtime	190	275	420	ns	$V_{IN} = 0 V \& 5 V$ without
MDT	DT matching ^{††}		_	60		external deadtime
MT	Delay matching time $(t_{ON}, t_{OFF})^{\dagger\dagger}$		_	50		V _{IN} = 0 V & 5 V with external deadtime larger than DT
PM	Pulse width distortion			75		PW input=10 μs

The minimum width of the input pulse is recommended to exceed 500 ns to ensure the filtering time of the † input filter is exceeded.

This parameter applies to all of the channels. Please see the application section for more details. **††**

††† PM is defined as PW_{IN} - PW_{OUT}.

